Investigation on performance and reliability improvements of GaN-based heterostructure field effect transistors by TIAN FENG
 
 
INVESTIGATION ON PERFORMANCE AND 
RELIABILITY IMPROVEMENTS OF GAN-BASED 

























NATIONAL UNIVERSITY OF SINGAPORE 
2010 
 
INVESTIGATION ON PERFORMANCE AND 
RELIABILITY IMPROVEMENTS OF GAN-BASED 





















A THESIS SUBMITTED 
FOR THE DEGREE OF DOCTOR OF PHILOSOPHY 
DEPARTMENT OF ELECTRICAL AND COMPUTER 
ENGINEERING 







Success does not come easily. I would like to take this opportunity to 
thank all those who have helped and supported me in completing the work 
within this dissertation.  
 
First and foremost, I would like to give my utmost gratitude to my 
supervisor, Associate Professor Chor Eng Fong, for her precious guidance, 
encouragement and patience throughout the entire duration of this research 
work. She is a generous and caring mentor, always willing to offer a helping 
hand when I encountered difficulties over the past few years. Moreover, her 
active attitude and precise spirit of doing research have a great influence on my 
personality. I do appreciate her valuable advice and counseling. Without her 
help and understanding, I would not have been able to achieve this research 
goal. 
 
I would also like to express my heartfelt thanks to the 
technical/administrative staff in Centre for Optoelectronics (COE), Ms. Musni 
bte Hussain, Mr. Tan Beng Hwee, Mr. Thwin Htoo, and Mr. Wan Nianfeng, for 
their efforts in maintaining the functionality of the equipments, caring for the 
welfare of the students, and making our life here in COE safe and pleasant. . 
 
I would especially like to thank Dr. Song Wendong from the Data 
Storage Institute, for his patient guidance on PLD equipment use, and valuable 
 ii
suggestion on dielectric film growth. In addition, deep appreciation also goes to 
Associate Professor Hong Minghui from the Laser Microprocessing Laboratory, 
Mr. Walter Lim from the Microelectronics Laboratory, Dr. Liu Hongfei, Dr. 
Zang Keyan, Mr. Rayson Tan, Dr. Soh Chew Beng, Ms. Doreen Lai, Ms. Teo 
Siew Lang, Mr. Lim Poh Chong, Mr. Zhang Zheng, and Mr. Li Teng Hui 
Daniel from the Institute for Materials Research and Engineering. Their 
valuable assistance and support have been indispensable for my research work. 
 
My sincere thanks also extend to the friends and colleagues in COE, in 
particular, Mr. Huang Leihua, Mr. Mantavya Sinha, Ms. Wang Miao, Mr. Si 
Guangyuan, Mr. Tay Chuan Beng, Mr. Zhang Liang, Ms. Yang Jing, Mr. Zhang 
Shaoliang, Mr. Hu Junhao, Dr. Liu Chang, Dr. Wang Haiting, Dr. Lin Fen, Dr. 
Hu Guangxia, and Dr. Wang Yadong. I will cherish the days working with them. 
 
 Last and certainly not the least, I must thank my parents and sister, who 
have been supporting me through all of the accomplishments of my academic 
life. Their indefinite love has made all the things different. Also, I would like to 
thank my beloved husband for accompanying me throughout these years. 
Without his patience, continuous support and encouragement, all these things 
would have never been possible. 
 iii
TABLE OF CONTENTS 
 
ACKNOWLEDGEMENTS i 
TABLE OF CONTENTS iii 
SUMMARY vii 
LIST OF TABLES ix 
LIST OF FIGURES x 
LIST OF ABBREVIATIONS xvi 
 
CHAPTER 1 INTRODUCTION 
 
1.1 Properties of gallium nitride (GaN) 1 
1.2 AlGaN/GaN heterostructure field effect transistors (HFETs) 5 
       1.2.1 Historical development of AlGaN/GaN HFETs 6 
       1.2.2 Challenges of AlGaN/GaN HFETs 9 
1.3 Advanced Schottky gate electrode 12 
       1.3.1 Introduction 13 
       1.3.2 Review on Schottky contacts to GaN-based materials 16 
1.4 Novel gate dielectrics for GaN-based devices 25 
1.5 Motivation and synopsis of the thesis 31 
 
CHAPTER 2 PHYSICS IN GAN-BASED DEVICES AND 
CHARACTERIZATION TECHNIQUES 
 
2.1 Physics in GaN-based devices 36 
       2.1.1 Schottky contact and Schottky barrier height derivation 36 
       2.1.2 Device principle of AlGaN/GaN HFETs 41 
 iv 
2.2 Characterization techniques 45 
       2.2.1 Hall effect measurement 46 
       2.2.2 X-ray diffraction measurement  48 
       2.2.3 Secondary ion mass spectroscopy  51 
2.2.4 X-ray photoelectron spectroscopy 53 
 
CHAPTER 3 RH-BASED AND RUO2  SCHOTTKY CONTACTS  
ON N-GAN 
 
3.1 Fabrication and characterization of Schottky contacts on  
n-GaN   57 
         
       3.1.1 Schottky contact fabrication 57 
       3.1.2 I-V characterization of Schottky contacts on n-GaN 64 
3.2 Rh-based Schottky contacts on n-GaN 66 
       3.2.1 Electrical properties of Rh-based Schottky contacts on n-GaN 66 
       3.2.2 Role of Ni in Rh-based Schottky contacts on n-GaN 70 
3.3 RuO2 Schottky contacts on n-GaN 74 
       3.3.1 RuO2 film growth by reactive sputtering 75 
       3.3.2 Electrical properties of RuO2 Schottky contacts on n-GaN 81 
3.4 Comparison of Ni/Au, Rh-based and RuO2 Schottky contacts 84 
3.5 Summary 93 
 
CHAPTER 4   ALGAN/GAN HFETS WITH RH-BASED GATE 
ELECTRODE 
 
4.1 Fabrication and characterization of AlGaN/GaN HFETs 94 
       4.1.1 AlGaN/GaN HFET fabrication 94 
       4.1.2 DC performance of AlGaN/GaN HFETs 101 
4.2 AlGaN/GaN HFETs with Ni/Rh/Au gate electrode 106 
 v 
4.3 Summary 113 
 
CHAPTER 5 ALGAN/GAN MIS-HFETS WITH HFO2-BASED 
GATE DIELECTRICS 
 
5.1 Pulsed laser deposition (PLD) technique 115 
5.2 HfO2 film growth by PLD 117 
       5.2.1 Amorphous HfO2 film growth on GaN 118 
       5.2.2 Characterization of PLD-grown HfO2 films 122 
5.3 AlGaN/GaN MIS-HFETs with HfO2 gate dielectric 128 
5.4 AlGaN/GaN MIS-HFETs with HfO2/Al2O3 bilayer gate 
dielectric    135 
       5.4.1 Physical characteristics of PLD-grown Al2O3 films 135 
       5.4.2 Characterization of HfO2/Al2O3 bilayer dielectric 138 
       5.4.3 Device performance of MIS-HFETs with HfO2/Al2O3  
gate dielectric 143 
5.5 Summary 156 
 
CHAPTER 6 PERFORMANCE COMPARISON BETWEEN 
NI/RH/AU SG-HFETS AND HFO2/AL2O3  
MIS-HFETS 
 
6.1 Device electrical performance comparison 157 
6.2 Thermal stability comparison 164 
6.3 Summary 166 
 
CHAPTER 7 CONCLUSIONS AND SUGGESTED FUTURE 
WORK 
 
7.1 Conclusions 167 
       7.1.1 High quality Schottky gate electrode for AlGaN/GaN 
 vi 
SG-HFETs 167 
       7.1.2 HfO2-based high-k gate dielectrics for AlGaN/GaN 
MIS-HFETs 169 
7.1.3 Comparison of AlGaN/GaN SG- and MIS- HFETs with 
enhanced performance 170 
7.2 Suggested future work 170 
       7.2.1 Optimization of HfO2/Al2O3 bilayer gate dielectric 171 
       7.2.2 Device electric field reliability 172 
       7.2.3 Device frequency and power performance 172 
 
REFERENCES  174 
APPENDIX A Linear transmission line method 203 
APPENDIX B Frequency and power measurements 206 





 Device performance and reliability of AlGaN/GaN heterostructure field 
effect transistors (HFETs) may be limited or impaired by high gate leakage 
current. In this work, advanced Schottky electrodes, i.e., Rh/Au, Ni/Rh/Au, and 
RuO2; and high quality dielectrics, i.e., HfO2 and HfO2/Al2O3, have been 
investigated to suppress the gate leakage current, thus enhancing the device 
performance.  
The Ni/Rh/Au Schottky contacts (SCs) exhibited the most superior 
performance among the several types of SCs studied, which yielded a 
maximum Schottky barrier height of 0.8 eV, surpassing that of the reference 
Ni/Au SCs by 0.07 eV, and leading to a reduced reverse leakage current at -1 V 
by 1 order of magnitude compared to that of the latter. In addition, thermal 
stability studies revealed the good morphological and electrical thermal stability 
of the Ni/Rh/Au SCs. The enhanced performance of the Ni/Rh/Au SCs could be 
attributed to the co-existence of Rh and a thin layer of Ni. Rh limited the 
excessive reaction of the metal stack with the substrate, while the thin Ni layer 
helped reduce the interfacial defects and led to the favorable NiO formation at 
the metal/GaN interface. The fabricated Ni/Rh/Au Schottky gate (SG)-HFETs 
exhibited a lower gate leakage current and lower off-state drain current than 
that of the reference Ni/Au SG-HFETs, suggesting a better turn-off 
characteristics and higher breakdown voltage for the former. After thermal 
treatment at 500 oC for 500 min, less degradation in the maximum drain current 
(Imax), peak transconductance (gm,max), and threshold voltage (Vth) occurred in 
the Ni/Rh/Au SG-HFETs (by 7.2 %, 4.5 % and 4.7 %, respectively), relative to 
that of the Ni/Au counterparts (by 17.2 %, 7.2 %, and 14 %, respectively). 
 viii 
Amorphous HfO2 films, grown by pulsed laser deposition (PLD), 
exhibited good constituent uniformity and stoichiometry. The film dielectric 
constant was estimated as ~20, and the conduction band offset for HfO2/GaN 
heterostructure was evaluated to be 1.7 eV, implying that the PLD-grown HfO2 
could be a good gate dielectric candidate in AlGaN/GaN MIS-HFETs. The 
fabricated HfO2 MIS-HFETs showed improved performance relative to that of 
the reference Ni/Au SG-HFETs, including a larger Imax (31.5 %), larger gate 
voltage swing (GVS) (8.5 %), smaller gate leakage current (Ig) (two orders of 
magnitude), and smaller degradation rate at an elevated operation temperature. 
To further enhance the device thermal stability, an interfacial Al2O3 layer was 
incorporated into HfO2, The fabricated HfO2/Al2O3 MIS-HFETs exhibited a 
larger Imax by ~8.5 %, larger GVS by ~6.3 %, and smaller Ig by ~1 order of 
magnitude compared to the HfO2 passivated transistors, owing to the improved 
interfacial quality of Al2O3/substrate. The thermal stability experiments 
revealed that the device performance degradation for the HfO2/Al2O3 MIS-
HFETs was substantially less than that for the HfO2 counterparts. The estimated 
lifetime of the former was longer than that of the latter, by over an order of 
magnitude, from 25 to 150 oC. 
In conclusion, both approaches, i.e., employing the advanced Ni/Rh/Au 
Schottky electrode or incorporating the high quality HfO2/Al2O3 gate dielectric 
in AlGaN/GaN HFETs, could effectively enhance the properties of GaN-based 
HFETs. Owing to the dissimilar improvement mechanisms, the HfO2/Al2O3 
MIS-HFETs showed enhanced transistor electrical performance, while the 
Ni/Rh/Au SG-HFETs exhibited better device thermal stability. 
 ix
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Chapter 1  
Introduction 
 
An overview on gallium nitride (GaN) and aluminum gallium nitride 
/gallium nitride (AlGaN/GaN) heterostructure field effect transistors (HFETs) 
will be presented in this chapter. Section 1.1 will highlight the material 
properties of III-nitrides, especially GaN and their possible applications. In 
Section 1.2, a brief description on the development of AlGaN/GaN HFETs will 
be given, followed by an introduction to the current challenges of HFETs. After 
that, research work on advanced Schottky contacts (SCs) and gate dielectrics, 
both of which are the focus of this project, will be reviewed respectively in 
Sections 1.3 and 1.4. Finally, the motivations of the project and the scope of the 
thesis are described. 
 
 
1.1 Properties of Gallium Nitride (GaN)  
 
GaN and related materials including binary (AlN, InN), ternary (AlGaN, 
InGaN, InAlN) and quaternary (InGaAlN) compounds are wide bandgap 
III-nitride compound semiconductors. Owing to their unique material properties, 
they have received extensive interest in recent years and have provided highly 
promising applications in optoelectronic devices as well as in high-power, 
high-frequency, and high-temperature electronic devices. 
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For the last decade, the GaN material system has been the focus of 
extensive research for applications in short-wavelength optoelectronics 
[Akasaki 1991, Nakamura 1995]. The wurtzite binaries of GaN, AlN and InN 
form a continuous alloy system whose direct bandgap ranges from 0.7 eV for 
InN, to 3.4 eV for GaN, and to 6.2 eV for AlN [Nakamura 1995], as shown in 
Fig. 1.1. It should be mentioned that the bandgap for InN (in the wurtzite 
structure) is recently revealed and accepted to be 0.7 eV [Wu 2002, Hori 2002]. 
This is a large difference from the previously accepted value of 1.9 eV. The 
wide range of bandgap, corresponding to the photon wavelength from 200 nm 
to 1.77 µm, covers from the infrared, including the entire visible spectrum, and 
extends well into the ultra-violet (UV) region. Therefore, the III-nitrides have 
been regarded as good candidates for optoelectronic devices, such as light 
emitting diodes (LEDs), laser diodes (LDs), and detectors in the spectrum from 
green to UV, which is essential for developing full-color displays, coherent 
short-wavelength sources required by high density optical storage technologies 
[Pearton2000], etc.  
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Fig. 1.1 Bandgap versus lattice constant for wurtzite (α-phase) and zincblende 
(β-phase) binaries of AlN, GaN and InN.  
 
 
Another important area attracting a lot of interest for GaN is the 
high-temperature, high-power, and high-frequency electronics [Chow 1994, 
Bandic 1998]. Table 1.1 summarizes the material properties of GaN and several 
conventional semiconductors. As seen, GaN has a wide bandgap of 3.4 eV, 
which makes it available for high-temperature application before going intrinsic 
or suffering from thermally generated leakage current. In addition, the high 
breakdown field, around 4 MV/cm for GaN, as compared to 0.25 and 0.4 
MV/cm for Si and GaAs, respectively, enables GaN to operate as high-power 
amplifiers, switches or diodes. Furthermore, GaN has excellent electron 
transport characteristics, including a high electron mobility (1350 cm2/V·s) and 
a high field peak velocity (3×107 cm·s-1), thus allowing it to operate at 
higher-frequency. Combined figure-of-merit (CFOM) is calculated based on the 
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critical metrics in the high-temperature, high-power and high-frequency 
applications. Obviously, the CFOM value for GaN is superior to that of SiC, 
and orders of magnitude higher than those for GaAs and Si. It is thus 
anticipated that GaN is a promising material and the GaN-based electronic 
devices could outperform the traditional semiconductor devices in the area of 
high-temperature, high-power, and high-frequency [Khan 1993]. 
 
Table 1.1: Comparisons of 300 K material properties of GaN, 4H-SiC, GaAs 
and Si. The combined figure-of-merit is normalized with respect to that of Si.  
 GaN 4H-SiC GaAs Si 
Bandgap Eg (eV) 3.40 3.26 1.42 1.12 
Dielectric constant ε 9.0 9.7 12.8 11.8 
Breakdown field EB (MV/cm) 4.0 3.0 0.4 0.25 
High-field Peak velocity νs 
(×107 cm/s) 
3.0 2.0 2.0 1.0 
Electron mobility µ (cm2 V-1 s-1) 1350 800 6000 1300 
Thermal conductivity χ 
(W K-1 cm-1) 
1.3 4.9 0.5 1.5 
Melting point (°C) 2791 
Sublimes 
T > 1827 
1238 1412 
CFOM* = χ ε µ νs EB2 489 458 8 1 




In addition, GaN has the strong feature of being amenable to the growth 
of heterostructures. An electron mobility in excess of 2000 cm2/Vs at room 
temperature and 11000 cm2/Vs at 4.2 K have been reported in the 
two-dimensional electron gas (2DEG) channel of the modulation-doped 
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AlGaN/GaN heterostructure [Gaska 1999]. Moreover, this GaN-based 
heterostructure is highly piezoelectric, offering device design possibilities not 
accessible with common GaAs- and InP-based semiconductors.  
Apart from the above outstanding material properties, GaN-based 
devices are less vulnerable to attack in caustic environments and more resistant 
to radiation damage due to the strong chemical bonds in the semiconductor 
crystal, which enables their applications in space and military. 
In brief, owing to the superior optical, electrical and material properties, 
GaN-based devices have tremendous application potential in a variety of areas. 
The rapid development of III-nitrides in the last two decades can be considered 
as a breakthrough in the field of wide bandgap compound semiconductor 
materials and devices [Pearton1999, Jain 2000].  
 
 
1.2 AlGaN/GaN Heterostructure Field Effect Transistors 
(HFETs) 
 
The heterostructure field effect transistor (HFET) is also known as the 
modulation doped field effect transistor (MODFET), two-dimensional electron 
gas field effect transistor (TEGFET), and selectively doped heterojunction 
transistor (SDHT). It is also called the high electron mobility transistor 
(HEMT). 
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1.2.1 Historical Development of AlGaN/GaN HFETs 
Benefiting from the excellent material properties of GaN and the 
advantages of heterojunctions, AlGaN/GaN HFETs have been showing great 
potential for high-power and high-frequency operations since the first 
demonstration in 1993 [Khan 1993]. The fabricated HFETs, with a 0.25-µm 
gate length, exhibited a maximum current density of 180 mA/mm, a peak 
extrinsic transconductance of 23 mS/mm and a 2DEG mobility of 563 cm2/Vs 
at 300 K. The rather poor performance of transistors was related to the 
defect-laden nature of the (Al)GaN layers at that time.  
As the epilayer quality continuously improved with the refinement in 
material quality and device processing, the current AlGaN/GaN HFETs may 
exhibit excellent performance, which is comparable or much advanced to other 
technologies (e.g., Si, GaAs and InP). A maximum driving current of ~1.4 
A/mm [Palacios 2005] has been reported. A peak extrinsic transconductance, as 
high as 450 mS/mm, has also been obtained by using a recessed gate with 150 
nm in gate length [Okita 2003].  
In addition, these devices are capable of producing excellent 
large-signal power performance. The highest output power density ever 
achieved at millimeter-wave frequencies was 10.5 W/mm at 40 GHz, reported 
by Palacios et al., from their HFETs with a gate length of 160 nm [Palacios 
2005]. Since the majority of reported devices grown by MBE utilize the RF 
plasma-assisted growth (PA-MBE), recently, Poblenz et al. reported the 
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excellent power performance of their devices fabricated on epitaxial materials 
grown by MBE using ammonia as the N-source (ammonia-MBE). These 
transistors could deliver an output power density of 11.1 W/mm and a 
power-added efficiency (PAE) of 63 % at 4 GHz [Poblenz 2007]. As for the 
device high-frequency performance, the record maximum current- and 
power-gain cutoff frequency (fT and fmax) of 190 and 251 GHz, respectively 
were achieved from the HFETs, which were fabricated on 4H-SiC substrates 
with a 4-nm-thick Al0.4Ga0.6N barrier layer and a SiN passivation layer, as well 
as a 60-nm gate length [Higashiwaki 2008]. In addition, Sun et al. [Sun 2009] 
demonstrated the AlGaN/GaN HFETs grown on the highly resistive Si (111) 
substrate and reported the cutoff frequencies of fT = 75 GHz and fmax = 125 GHz, 
which is also the best performance, known to date, for GaN-on-Si, indicating 
that GaN-on-Si should be a viable low-cost alternative for millimeter-wave 
transistors with applications in the X- and K-bands, or above. 
Figure 1.2 shows the commonly used commercialization roadmap of 
GaN-based transistors for various application frequency ranges [Kikkawa 2009]. 
As seen, AlGaN/GaN HFETs for transmitter power amplifiers (Past) of wireless 
base stations have been commercialized since 2005. Wireless mobile networks 
are expected to move up to mobile WiMAX, LTE, and 4G technologies from 
2009. As transmission speeds will be over 100 Mbps, power consumption of 
transmission amplifiers will be increased drastically. This results in a 
significantly higher power in the base station system. Thus, next generation 
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networks will necessitate much higher power efficiency to dramatically reduce 
the increased power consumption. Compared with Si-LDMOS, AlGaN/GaN 
HFETs show a higher maximum efficiency, indicating the advantage of 
GaN-based transistors for future PAs. In addition, their higher frequency 
applications up to the X-band have been developed close to commercialization 
phase. Millimeter-wave amplifiers have also been developed for new markets. 
Recently, power electronics using GaN have been attracting much attention and 
this commercialization will start after 2010. 
 
 




Table 1.2 outlines the remarkable achievements for the AlGaN/GaN 
HFETs in chronological order.  
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Table 1.2: Remarkable achievements for AlGaN/GaN HFETs in chronological 
order. 
Year Remarkable Achievement Authors and Affiliation 
1992 1st Observation of AlGaN/GaN 2DEG Khan et al., APA Optics, Inc. 
1993 
1st GaN MESFET and AlGaN/GaN HFET 
Theoretical prediction of piezoelectric effect 
in AlGaN/GaN heterostructures 
Khan et al., APA Optics, Inc. 
Bykhovski et al., Univ. of 
Virginia 
1994 1st Microwave AlGaN/GaN HFET Khan et al., APA Optics, Inc. 
1995 1st AlGaN/GaN HFET by MBE Ozgur et al., UIUC 
1996 
Doped channel AlGaN/GaN HFET 
Microwave power AlGaN/GaN HFET 
Khan et al., APA Optics, Inc. 
Wu et al., UCSB 
1997 AlGaN/GaN HFET on SiC substrate Binari et al. Naval research Lab 
1998 
Reveal current collapse in GaN HFET 
1st GaN MOSFET 
Kohn et al., Univ. of Ulm 
Ren et al., Florida Univ. 
2000 
Si3N4 surface passivated AlGaN/GaN HFET 
1st GaN monolithic distributed amplifier 
Green et al., Cornell Univ. 
Green et al., Cornell Univ. 
2002 2.12 A/mm HFET with SiN passivation Chini et al., UCSB 
2003 450 mS/mm gm HFET with gate-recessing 
Okita et al., Oki Elec. Ind. Co. 
Ltd. 
2004 
1st field-plated HFET with 12 W/mm on 
sapphire 
30 W/mm at 8 GHz HFET on sapphire 
Chini et al., UCSB 
 
Wu et al., Cree, UCSB 
2005 
10.2 W/mm GaN-on-Si HFET at 2.14 GHz 
10.5 W/mm at 40 GHz MOCVD-grown 
HFET 
Therrien et al., Nitronex Corp. 
Palacios et al., UCSB 
2006 153/230 GHz fT/fmax HFET (InGaN barriers) Palacios et al., UCSB 
2007 11.1 W/mm at 4 GHz ammonia-MBE on SiC Poblenz et al., UCSB 
2008 190/251 GHz fT/fmax HFET on 4H-SiC Higashiwaki et al., UCSB 
2009 
75/125 GHz fT/fmax GaN-on-Si HFET 
 
12.88 W/mm GaN-on-Si HFET at 2.14 GHz 
Sun et al., THz Elec., ETH- 
Zürich 




1.2.2 Challenges of AlGaN/GaN HFETs 
Despite the impressive device performance, the potential of 
AlGaN/GaN HFETs has yet to be fully realized. There are still some issues that 
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need to be addressed, such as the high gate leakage current, device thermal 
stability, electric field reliability, current collapse phenomenon, etc. In the 
following paragraphs, we will discuss the first two problems, which are also the 
focus of this project. 
 
1. High gate leakage current  
The high-frequency performance of AlGaN/GaN HFETs is still far from 
the theoretical limits. One major factor that limits the HFET RF power is the 
high Schottky gate (SG) leakage current (Ig) [Khan 2000, Miller 2000, Hu 
2001]. At positive gate bias, high forward gate current can shunt the 
gate-channel capacitance, thus limiting the maximum drain current. At negative 
gate bias, high voltage drop between the gate and drain results in premature 
breakdown and the maximum applied drain voltage is restricted [Simin 2004]. 
Moreover, the large SG leakage current can lead to increased sub-threshold 
current, higher power consumption, smaller gate voltage swing, and increased 
noise figure. All these limitations become more severe at high temperatures. 
Although several models have been proposed for the origin of Ig, the 
real mechanism is still not fully understood [Karmalkar 2006]. Many methods 
have been explored to suppress the gate leakage current. One of them is to 
apply a high quality Schottky gate to the AlGaN/GaN HFETs. Up to now, a 
number of approaches have been reported by employing a high work function 
metal or metal stacks to realize a high Schottky barrier gate. A detailed survey 
regarding this aspect will be given in Section 1.3.  
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Another attractive way that ensures considerable reduction in the gate 
leakage is to deposit a dielectric layer on the HFET surface before gate 
metallization, thus forming a metal–insulator–semiconductor HFET 
(MIS-HFET) structure, analogous to that of Si MOSFET. However, a reduction 
in the transconductance, originated from the decreased gate capacitance can 
hardly be avoided. Moreover, the quality of the dielectrics as well as the issues 
related to the interface traps are other matters that should be considered from 
the view of the transistor integration [Miura1 2004].  
Some process-related techniques have also been reported to reduce the 
gate leakage. For example, Mizuno et al. applied a surface treatment with C2F6 
plasma on their samples prior to the gate metal deposition [Mizuno 2002]. They 
found that the device gate leakage current decreased by two to three orders of 
magnitude. A possible explanation is that the plasma treatment introduces deep 
acceptors to compensate the high-density positive charge on the AlGaN surface. 
Thus, the depletion layer thickness under the gate increases, and the gate 
leakage current due to electron tunneling becomes small. In addition, Kim et al. 
published their results showing that the device gate leakage could be reduced by 
post-gate annealing [Kim 2005]. They thought that the gate leakage in 
AlGaN/GaN HFETs was governed by the traps near the Schottky gate 
metal/AlGaN surface. After annealing (400 oC / 20 min / N2), the reaction 
between the gate metal and the AlGaN could remove the shallow traps. 
However, the experimental repeatability of such process-related techniques 
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might be a concern. 
 
2. Device thermal stability 
Most of the electronic components normally operate in an uncooled 
environment [Chalker 1999]. For example, high-power devices may dissipate 
energy losses as heat within the solid-state device or packaging and elevate the 
temperature of the entire package [Gaska 1998]. Moreover, they are required to 
be able to operate at a temperature higher than 300 oC for a long duration 
[Readinger 2005]. Since GaN-based devices have a niche in high-temperature, 
high-power, and high-frequency electronics, as described previously, one would 
expect AlGaN/GaN HFETs to operate well for a long time in a hot environment 
possibly up to 400 °C or even 600 °C. On the other hand, for some devices 
without thermal stress, the parasitic effects, like trapping phenomena and 
dispersion, may be present due to the presence of surface states or deep levels 
in the device epitaxial layers and/or in the buffer layer. Device aging may 
greatly enhance these effects by generating new defects and degrade the device 
performance [Danesin 2008]. Therefore, thermal stability demonstration is of 
great importance for the AlGaN/GaN HFETs. However, not many works on this 
aspect have been reported. 
 
 
1.3 Advanced Schottky Gate Electrode 
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1.3.1 Introduction  
As mentioned earlier, to achieve high performance AlGaN/GaN HFETs, 
the application of an advanced Schottky gate electrode is necessary. A good 
Schottky contact (SC) must exhibit a high Schottky barrier height (SBH), a 
small reverse leakage current, and a high reverse breakdown voltage. Moreover, 
the contact should be low resistive, metallurgically stable and adhere well to the 
semiconductor. It is worth noting that since GaN-based transistors are expected 
to work at high temperatures, a superior SC must also be thermally stable to 
withstand the high operation temperature for a long period. To achieve a high 
quality SC, several techniques can be utilized, summarized as follows.  
 
1. Proper contact metal selection 
Due to the substantial ionic component of the bonds in GaN (the 
electronegativity difference between Ga and N is 1.87), the Fermi level at the 
nitride surface or at the metal/GaN interface should be unpinned; the barrier 
height should consequently depend on the work function or the 
electronegativity of the contacting metal [Liu1 1998, Mohammad 2005]. 
Therefore, a strategy to form SCs with a high SBH would be to use the metal 
with a high work function. In fact, a survey of the literature, which will be 
presented in the next section, shows that this approach is generally followed in 
fabricating contacts to n-GaN and AlGaN/GaN heterostructure. Another 
criterion for the SC metal selection is that the gate metal should have low 
resistivity. As we know, for transistors in power applications, the gate resistance 
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is a critical parameter that limits the output gain and maximum oscillation 
frequency. Thus, metal with low resistivity is a good candidate as the gate 
contact metal [Ao1 2003]. In addition, as the interest to develop transistors with 
improved long-term stability at elevated temperatures is increasing continuously, 
high melting property is also a factor, which needs to be considered when 
choosing a metal [Khanna 2007].  
 
2. Surface pretreatment 
Good control of the interface is important to yielding a high quality 
contact. Ideal interfaces should be inert, defect-free and smooth, while an 
interfacial contamination could produce a nonuniform interface, thus 
deteriorating the contact characteristics. Nitride surface exhibits active 
chemisorption, and this leads to the formation of surface native oxides and/or 
hydroxides (several angstroms in thickness), when it is exposed to air. Such 
surface oxides are serious impediment to making intimate metal contacts to 
nitrides. Untreated samples generally produce bad contacts because metals 
cannot be fully embedded on the semiconductor surface due to the presence of 
the surface oxide (hydroxide) layer [Mohammad 2005]. Therefore, a delicate 
pretreatment to form a clean and smooth surface is important. To date, various 
surface processing procedures have been employed before metallization, in an 
attempt to improve the surface condition of the nitride samples. Acids are 
commonly used and HCl is shown to be effective in the removal of native 
oxides, while HF can remove native oxides and hydrocarbon contamination 
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[Bradley 2005]. The combination of aqua regia (HNO3:HCl=1:3) and molten 
KOH was also suggested [Spradlin, 2003]. Aqua regia was used to remove 
much of the surface oxide layer. The follow-up treatment with molten KOH 
could remove the rest, flattening the rough surface of the as-grown GaN. In 
addition, Bradley et al. reported that contacts made on AlGaN/GaN 
heterostructure, treated first with organic solvents 
(acetone/methanol/isopropanol), and then with UV-ozone cleaning for 2 hour, 
could also exhibit the enhanced SBH [Bradley 2005].  
 
3. Post-gate annealing 
The SCs may present enhanced characteristics after thermal treatment 
[Miura2 2004, Sawada 2006]. This may be ascribed to the intimate contact of 
various Schottky metals with the substrate or the reduction in the density of 
interfacial defects. For instance, Sawada et al. investigated the influence of 
thermal annealing on the electrical properties of Ni/AlGaN/GaN structure, and 
revealed that annealing in N2 could lead to a higher effective SBH and a lower 
leakage current for the Ni contacts. Also, Yamashita et al. compared the SBH 
value of Ti/Pt/Au on AlGaN/GaN structure before and after annealing 
[Yamashita 2005] and found that after annealing at 600 °C for 1 min, the SBH 
of the SC increased by 0.27 eV relative to the as-deposited one. This was 
explained as follows: Ti reacted with the AlGaN surface and this reaction 
reduced the interface traps that caused a large gate leakage current. Furthermore, 
Pt, whose work function was higher than that of Ti, diffused to the AlGaN 
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surface and formed a metal/semiconductor interface. The combined function of 
Ti and Pt led to the improved SBH of the contacts.  
On the other hand, due to the metallurgical reactions, an excessive high 
temperature or long-term thermal treatment may also degrade the SC properties. 
Therefore, a good mastery of the annealing parameters (time/ 
temperature/atmospheres) is necessary. 
 
1.3.2 Review on Schottky Contacts to GaN-based Materials 
Currently, the Ni/Au and Pt/Au metal systems are the commonly used 
Schottky gates in the fabrication of AlGaN/GaN HFETs. However, Ni reacted 
readily with GaN or AlGaN, thus degrading the contact performance [Miura1 
2004]. In the case of Pt/Au system, the strong diffusion of Pt in Au increased 
the resistivity of the gate metallization, which would lead to a degradation of 
the device frequency performance [Pedros 2006]. Therefore, it is still necessary 
and meaningful to develop other superior Schottky gate contacts for high 
performance AlGaN/GaN HFET fabrication. Table 1.3 summarizes the metals 
that have been investigated as the SCs to AlGaN/GaN heterostructure. It is 
arranged in descending order of work function, first for elemental metals, 
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Table 1.3: SCs to AlGaN/GaN heterostructure and the corresponding 
characteristics.  
Barrier height (eV) 














Pt 5.65 0.88/- 0.69/- 
EBE***/ 
40% 
















- EBE /11% - 
Arulkumaran 
2000 




- Ao1 2003 
W 4.55 0.89/- - 
Sputtering 
/25% 
- Lu 2008 
Pt/Au 5.65/5.1 0.8/- - EBE/25% - Pedros 2006 
Ni/ 
Au 










0.57/- 0.74/- EBE/26% 500/10 min Miura1 2004 
IrO2 - 0.68/- 1.07/- EBE/40% 500/1 min Jeon 2004 
RuO2 - 0.56/- 1.1/- EBE/40% 500/1 min Jeon 2004 
RuSi
O4 
- 0.72/- - Sputtering/- 700/5 min 
Kaminska 
2005 
WNx - 1.21/- - 
Sputtering 
/25% 
- Lu 2008 
* I-V/C-V: Barrier height estimated by current-voltage (I-V) measurement and 
capacitance-voltage (C-V) measurement, respectively.   
** Al Molar fraction: Al Molar fraction in AlGaN layer. 
*** EBE: Election beam evaporation. 
 
 
Elemental metals like Pt, Ni, Pd and Au, which have high work 
functions of over 5.0 eV, have reported high SBH of higher than 0.85 eV. 
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However, they were reported to react easily with the AlGaN/GaN 
heterostructure upon prolonged exposure to high temperature. In addition, 
continuous films of Pt, Ni and Pd tended to break up into discontinuous islands 
upon high-temperature annealing [Venugopalan 1998], implying that they are 
not suitable for high-temperature applications. Copper (Cu), although its work 
function is lower than that of Ni, was also reported to be a promising gate 
candidate on AlGaN/GaN heterostructure. Ao et al. [Ao1 2003] found that the 
Cu contacts exhibited a lower gate resistance by about 60 % and a larger SBH 
by 0.18 eV than that of the Ni/Au SCs (on n-GaN). Moreover, no adhesion 
problem was found, and no diffusion occurred at the Cu and AlGaN interface. 
However, the thermal stability of Cu SCs was later proved to be a possible 
concern, because they could only withstand the thermal treatment temperature 
of 500 °C for 1 hour [Ao2 2003]. 
Multilayer metal schemes including Ni/Pt/Au, and Pt/Ti/Au have also 
been reported to exhibit good performance. Miura et al. [Miura1 2004] inserted 
a layer of Pt between Ni and Au, and found that after annealing at 500–600 °C, 
the barrier height of the two schemes exceeded that of the Ni/Au SCs. However, 
according to Pedros et al. [Pedros 2006], Pt has the possibility of in-diffusing 
into the adjacent Au layer and increases the contact resistance. In order to 
prevent such inter-metal diffusion of Pt and Au, they suggested the usage of the 
trilayer scheme of Pt/Ti/Au. The presence of the middle Ti layer possibly 
limited the diffusion process. Unfortunately, the long-term thermal stability of 
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these metallization schemes remains unclear at this juncture and needs further 
investigations.  
In addition to the above metal schemes, conducting metal oxides like 
RuO2 and IrO2 were also studied as the SCs on AlGaN/GaN heterostructure. 
Kaminska et al. [Kaminska 2005] highly recommended the RuO2 SCs, owing to 
their enhanced characteristics upon annealing. However, Jeon et al. [Jeon 2004] 
reported a poor thermal stability of the RuO2 contacts, which resulted from the 
in-duffusion of Ru atoms into the AlGaN layer after annealing. Such 
discrepancy might be related to the different metal deposition method used in 
their experiments, because the former RuO2 films were deposited via direct 
sputtering, and the latter was formed by annealing Ru in an O2 atmosphere. As 
for IrO2 [Jeon 2004], which was also achieved by annealing Ir in an O2 
atmosphere, good electrical performance and thermal stability were reported for 
its corresponding SCs. Unfortunately, the high melting point of Ir (2443 °C) 
makes it a little difficult to be evaporated by means of an e-beam evaporator, 
thus to some extent, preventing it from being used widely as the gate contacts in 
GaN-based devices. 
It needs to be pointed out that for all the contacts, the SBH obtained 
from I-V measurement is lower than that obtained from C-V measurement, as 
shown in Table 1.3. This may be attributed to the image force lowing effect 
[Rhoderick 1998]. Image charges build up in the metal electrode of a 
metal/semiconductor junction as the carriers approach the metal/semiconductor 
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interface. The potential associated with these charges reduces the effective 
barrier height. Since this barrier lowering is only experienced by a carrier while 
approaching the interface, thus it is not noticeable in the C-V measurement. In 
addition, the presence of native oxide at the interface layer [Hacke 1993], 
spatial inhomogeneities of the SCs at the metal/semiconductor interface 
[Werner 1991] would also contribute to such discrepancy. 
Next, the performance of various SCs on n-GaN is reviewed. Although 
the electrical characteristics of the SCs on bulk n-GaN may not be exactly the 
same as that on AlGaN/GaN heterostructure, due to the existence of 
piezoelectric polarization in the heterostructures [Lin 2004], a similar behavior 
of them can be expected. In addition, the cost of a GaN epi-wafer is much 
cheaper than that of an AlGaN/GaN epi-wafer, therefore, practically many 
researchers tend to investigate the electrical properties of the metal contacts on 
n-GaN to determine if they are suitable or promising to serve as the gate 
electrode on AlGaN/GaN heterostructure. 
Table 1.4 summarizes the SCs on n-GaN that have been reported and the 
corresponding characteristics. Single metal layer schemes are first presented, in 
descending order of the metal work function. This is followed by bilayer, and 
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Table 1.4: SCs to n-GaN and the corresponding characteristics. 
Barrier height (eV) 






























- EBE - Wang 1996 















0.84/1.02 EBE 300/1 min 
Ramesh 
2006 
Cu  4.65 1.15/- - 
Thermal 
evaporation




0.74/0.92 EBE 400/1 min Reddy 2006 






1.1/1.25 EBE 500/5 min 
Miura1 
2004 
Pt/Mo 5.65/ 4.6 
0.75/ 
0.82 










0.75/0.96 EBE 500/1 min Jyothi 2010 
















0.77/1.18 EBE 300/1 min Reddy 2008 





























1.17/1.46 Sputtering 500/30 min Lee 2000 
PtSi - - 0.69/0.74 EBE 600/1 h Liu 1997 
NiSi - - 0.86/1.47 EBE 600/1 h Liu2 1998 
TaN - - 0.7/1.2 Sputtering 800/10 min Hayes 2003 




0.74/0.83 EBE 500/1 min Rao 2009 
CrB2/Ti
/Au 
-/4.33/5.1 0.52/- 0.42/- Sputtering 700/- 
Khanna1 
2005 
ZrB2 - 0.8/- 0.6/- Sputtering 400/20 min Oder 2006 
WSix/Ti
/Au 
-/4.33/5.1 0.49/- 0.52/- Sputtering 600/1 min Kim 2003 
W2B/Ti
/Au 
-/4.33/5.1 0.55/- 0.45/- Sputtering 150/1 min 
Khanna2 
2005 
*I-V/C-V: Barrier height estimated by I-V measurement and C-V measurement.   





As seen in Tables 1.3 and 1.4, compared to the metals used as the SCs to 
AlGaN/GaN heterostructure, more metal schemes have been explored on 
n-GaN. It needs to be pointed out that for some metal contacts, especially the 
elemental metal SCs, usually more than one result can be found. Take the 
Ni/n-GaN SCs for example, many groups, such as Chen et al. [Chen 2002], Liu 
et al. [Liu2 1998], Schmitz et al. [Schmitz 1996], and Guo et al. [Guo 1996], 
have investigated the diode electrical characteristics, and their reported 
maximum SBH (I-V) for the contacts are 0.93, 0.88, 0.95 and below 1.06 eV, 
respectively. We can notice that there is a spread of the contact SBH. This 
spread appears to stem from variations in surface morphology and surface 
Chapter 1                                                                  Introduction                
 23
cleanliness of the nitride prior to metal deposition. Differences in the 
post-deposition annealing conditions, and even the deposition techniques may 
also be responsible for it. In Table 1.4, we list only the highest SBH value ever 
reported for each type of the contact systems.  
Generally speaking, most of the SCs exhibit improved SBH after 
annealing and the optimum annealing temperature appears to be ~500 oC. 
However, for the Mo, W/Pt/Au and Borides-based metal scheme (CrB2/Ti/Au, 
ZrB2 and W2B/Ti/Au) SCs, thermal treatment largely degrades the contact 
quality, implying that these SCs are not suitable for high-temperature 
applications. In addition, the Cu3Ge SC [Hsin 2002], which has been considered 
as a potential candidate for contacts and interconnections in Si technology due 
to its low resistivity (~7 µΩcm), is also not appropriate to work in elevated 
temperatures because the contact SBH drops greatly by ~21 % after thermal 
stress at 400 oC for 1 min.  
It is worth mentioning that the Re/n-GaN SCs have attracted much 
attention due to the rather high work function and thermal stability property of 
Re. Mohney et al. [Mohney 1996] first predicted that Re contacts would be 
thermodynamically stable on GaN at 600 °C. It was confirmed experimentally 
by Gasser et al. that Re contacts were metallurgically stable on GaN for 
annealing conditions as severe as 30 min at 800 °C [Gasser 1998]. Later, 
Venugopalan and Mohney [Venugopalan 1998] published their results, which 
showed that the maximum SBH of 0.82 eV (I-V) and 1.06 eV (C-V) could be 
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achieved upon annealing at 500 °C. These barrier heights were stable with 
increased annealing temperature even up to 700 °C. All these results manifest 
the stable behavior of the Re/GaN SC, suggesting its potential for use in 
high-temperature electronics. 
Ta/Ni is another attractive metal scheme [Chen 2002]. It displayed 
virtually no rectifying characteristics at annealing temperatures of 500–600 °C 
(At this stage, Ta near the GaN substrate remained in its elemental form. Due to 
the low work function of Ta, the Ni/Ta/n-GaN SCs presented ohmic 
characteristics, much like the Ta/n-GaN diode). As the annealing temperature 
exceeded 700 °C, the Schottky behavior improved almost immediately. The 
resultant current ideality factor (n) was almost close to 1 and the barrier heights 
were 1.12 and 1.16 eV, respectively, for 700 and 800 °C samples (This is 
because the complete formation of tantalum oxide, and at this juncture, the 
Ni/Ta/n-GaN diodes became more of a MIS type structure). Such good 
Schottky characteristics are unusual for high-temperature annealed GaN diodes. 
Furthermore, when the Ta/Ni SCs were thermally treated for a prolonged 
duration (1 hour) at even 700 °C, no clear evidence of degradation in SBH and 
n value was observed for the annealed diodes. One additional point worth 
mentioning is that when the Ta/Ni SCs were subjected to a long-term thermal 
exposure (600 or 700 °C/ 1 hour), the reverse leakage of the diodes exhibited 
nearly voltage-independent characteristics. If imperfections occurred at the 
metal/GaN interface, the formed interfacial contaminants would cause an 
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increase in leakage current at high reverse bias voltage. Therefore, the observed 
voltage-independent characteristics in this case implied that the metal/GaN 
interface was highly metallurgically stable and nearly free of any interfacial 
reactions and component inter-diffusion.  
In summary, the development of long-term thermally stable SCs with a 
high SBH is still progressing and further work needs to be conducted. Systems 
like Ni/Pt/Au, Pt/Ti/Au, RuO2 (fabricated by sputtering), which have been 
reported to show excellent electrical performance on AlGaN/GaN 
heterosturcture, need to be further investigated in terms of long-term thermal 
stability. As for the metals like Re, Ta/Ni, which are reported to be able to work 
at high temperatures on n-GaN while retaining good rectifying behaviors, 
deserve investigations on AlGaN/GaN heterostructure. 
 
 
1.4 Novel Gate Dielectrics for GaN-based Devices 
 
Applying a MIS-HFET structure is another attractive method to reduce 
the gate leakage of AlGaN/GaN HFETs. The integration of MIS structure with 
the conventional SG-HFETs enables the formation of AlGaN/GaN MIS-HFETs. 
Fig. 1.3 illustrates the schematic comparison of the two types of transistors 
(SG- and MIS- HFETs). As seen, a dielectric layer is passivated on the surface 
of the HFET heterostructure, isolating the metal gate from the underlying 
substrate. This passivation structure may not only effectively reduce the gate 
Chapter 1                                                                  Introduction                
 26
leakage current, but also give rise to many other advantages, such as an 
increased drain current density, a higher breakdown voltage, an enhanced 










Fig. 1.3: Structure comparison between AlGaN/GaN SG-HFETs (on the left) 
and MIS-HFETs (on the right). 
 
 
Since GaN lacks native oxides with good dielectric properties and 
excellent dielectric/semiconductor interface, thus seeking for a high quality 
dielectric with a good thermal stability and a low interface states density at the 
dielectric/GaN interface has been the focus in this area. To date, many materials 
have been explored, including oxides, nitrides, and dielectric stacks. Table 1.5 
summarizes the material properties of some dielectrics that have shown great 
potential to serve as the dielectric for GaN MISFETs or AlGaN/GaN 


































to GaN (%) 
SiO2 A* 9.0 3.9 1993 — 
Si3N4 A 5.0 7.5 2173 — 
GGG** A 4.7 12–14.7 — — 
Al2O3 A 8.8 9 2327 — 
AlN A or PC* or C* 6.2 8.5 3500 2.3 
Gd2O3 C 5.3 11.4 2668 20.1 
Sc2O3 C 6.3 14 2678 9.2 
HfO2 PC 5.6 20–25 3085 — 
ZrO2 PC 7.8 25 3023 — 
ONO*** A/A/A — — — — 
SiO2/Gd2O3 A/C — — — — 
Al2O3/ Si3N4 A/A — — — — 
HfO2/Al2O3 PC/A — — — — 
Hf-Al-O A — — — — 
* A: Amorphous, PC: Polycrystalline, C: Crystalline  
** GGG: Gallium gadolinium garnet 
*** ONO: SiO2 / Si3N4 /SiO2 
 
 
At first, most works in this area were focused on amorphous dielectrics, 
in particular SiO2 [Gila 2004]. However, the low dielectric constant of SiO2 and 
the absence of modulation at positive gate voltages above 3–4 V suggested that 
alternatives should be considered. Si3N4 [Luo1 2002] was another amorphous 
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dielectric with a higher dielectric constant than SiO2. However, MISFET 
structure with this dielectric presented a low breakdown voltage of 1.5 MV/cm. 
Gallium gadolinium garnet (GGG) [Gila 2004] later attracted attention due to 
its success as a dielectric in GaAs MISFETs. The large dielectric constant of 
this material was quite attractive, but its bandgap was smaller compared to 
other dielectrics. In addition, GaN MISFET structure with GGG gate dielectric 
could not be modulated at voltage above 3 V, again implying problems with 
leakage at the dielectric/GaN interface. 
Other amorphous dielectrics, which have been tried out on the 
GaN-based MIS devices, include Al2O3, fabricated by molecular-beam-epitaxy 
(MBE) growth followed by oxidation [Hashizume 2003] or atomic layer 
deposition (ALD) [Ye 2005] or liquid-phase deposition [Basu 2007], and NiO 
by e-beam evaporation followed by oxidation [Oh 2004]. Although the gate 
leakage suppression is apparent, transconductance deterioration or greatly 
reduced gate modulation capability remains the problem. 
Besides the amorphous dielectrics, crystalline materials have also been 
studied. For example, crystalline AlN deposited by MBE or metal organic 
chemical vapor deposition (MOCVD) was employed to create MIS devices 
[Gila 2004]. However, they were expected to suffer from defects and grain 
boundaries that reduce the breakdown field sustainable in the material. Gd2O3 
was another attractive oxide, which has a high dielectric constant of 11.4 and a 
bandgap of 5.3 eV [Gila 2004]. The similarity of this material and GaN in 
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symmetry offered the possibility to grow an epitaxial dielectric on GaN, 
suggesting a favorable interface. However, it was not well suited for fabrication 
of devices on p-GaN, because the valence band offset of Gd2O3/GaN was very 
small or even negative. Sc2O3 was highly suggested by Luo et al. [Luo2 2002] 
and Liu et al. [Liu1 2006]. It exists in the same bixbyite structure as Gd2O3, but 
has a much smaller lattice mismatch to GaN, thus making it less defective when 
deposited on GaN. Unfortunately, its dielectric constant is not large enough to 
effectively suppress the transconductance loss of the corresponding 
MIS-HFETs [Liu1 2007].  
Recently, the usage of high permittivity (high-k) dielectric materials has 
attracted attention, such as HfO2 [Liu2 2006, Chang 2007], and ZrO2 [Kuzmik 
2004]. Their larger dielectric constant could translate to more efficient gate 
modulation, thus a smaller decrease in transconductance and a moderate 
increase in the threshold voltage could be expected in these MIS-HFETs. 
However, these high-k dielectrics tend to present a polycrystalline state after 
exposure to the elevated temperatures, thus leading to the increase of the grain 
boundary leakage and cause the thermal stability issue for the corresponding 
MIS devices.  
In order to reap the advantages of various insulators, multilayer 
dielectric stacks or compounds are also proposed. Their corresponding 
MIS-HFETs have reported enhanced performance in terms of a lower gate 
leakage, larger breakdown voltage or better thermal stability, compared to the 
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devices passivated with a single layer gate dielectric. For example, Hu et al. 
[Hu 2001] reported that the performance of the dielectric structure of 
SiO2/Si3N4/SiO2 (ONO) had improved greatly than that of SiO2 or Si3N4, and 
multilayer dielectric might present a breakdown field strength of 12.5 MV/cm 
even when the temperature was 300 ºC. SiO2/Gd2O3 is another interesting 
combination, in which the Gd2O3 may be epitaxially grown on GaN, producing 
an excellent interface with GaN, and the overlayer of amorphous SiO2 could, on 
the other hand, help withstand the higher field and reduce the gate leakage. It 
was reported that transistors with 1-µm length gate and fabricated using such a 
bilayer dielectric showed a gate modulation up to +7 V, which was the highest 
modulation ever reported for GaN MIS devices [Gila 2004]. Similarly, in the 
scheme of Al2O3/Si3N4 [Wang 2005], the interlayer Si3N4 enables the excellent 
interface between dielectric and nitrides, while the top Al2O3 layer ensures a 
higher electric field sustainable for the MIS transistors. In addition, the 
combination of HfO2 and Al2O3 has been also proposed in attempt to obtain a 
dielectric with both the high-k property and thermal stability. More specifically, 
Park, et al. [Park 2004] published the use of Al2O3–HfO2 laminated layer 
fabricated by plasma-enhanced atomic layer deposition (PEALD), and the 
effective dielectric constant was estimated to be 15, intermediate to that of HfO2 
and Al2O3. Yue, et al. [Yue 2008] reported the usage of the stack gate dielectric 
HfO2/Al2O3. Both of their results have confirmed the effectiveness of the hybrid 
dielectric as a gate insulator as well as a surface passivation layer. However, the 
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thermal stability of the bilayer dielectric remains unclear and requires further 
study. As for Hf-Al-O, it is commonly fabricated by co-sputtering of HfO2 and 
Al2O3, or sputtering a target which is made from a mixed powder of HfO2 and 
Al2O3. With the variation of Al percentage in Hf-Al-O, the compound dielectric 
may exhibit changeable crystallization temperature, bandgap, and dielectric 
constant. Considering the tradeoff among these parameters, Zhu et al. [Zhu 
2002] suggested the optimum Al concentration of about 30 % for device 
processing, which corresponds to a crystallization temperature of ~900 oC, a 
bandgap of ~6.2 eV , and a dielectric constant of ~14.  
In brief, the engineering capability of the dielectric stack makes it more 
promising as the gate insulator in MIS-HFETs, and the multilayer dielectric will 
be the focus of this project.  
 
 
1.5 Motivation and Synopsis of the Thesis 
 
As discussed in the previous sections, the high gate leakage current in 
AlGaN/GaN HFETs has been a critical issue, which limits the realization of the 
full potential of GaN-based transistors. In addition, their thermal stability 
studies are still at an early stage and require further research. Therefore, the 
main purpose of this project is to explore alternative superior metal electrodes 
for SG-HFETs and alternative high quality dielectrics for MIS-HFET structure 
to solve or at least mitigate the gate leakage current issue, thus enhancing the 
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performance and thermal stability of the GaN-based HFETs. 
More specifically, for the development of high quality Schottky metal 
electrodes to AlGaN/GaN HFETs, systems including Rh-based and RuO2 SCs 
are investigated. Since Rh possesses a rather high work function of ~5.0 eV, 
good electrical conductivity of 0.211×106 (cmΩ)-1, and a high melting point of 
2239 K, it seems an attractive candidate for good SC fabrication. Moreover, it 
has recently caught attention and become a promising material not only as the 
ohmic contact to p-GaN [Song 2003, Park 2005], but also as the SC to n-GaN 
[Reddy 2006]. Furthermore, Ludwig et al. [Ludwig 1993] in 1993 reported that 
the contact of Rh on n-GaAs could form good SC with rather high SBH of 0.85 
eV (I-V) and 1.02 eV (C-V). Therefore, it is reasonable to look into the 
possibility of using this metal as the gate electrode in AlGaN/GaN HFETs. In 
this part, the Rh/Au and Ni/Rh/Au SCs will be investigated. Sputtered RuO2, 
which has been reported to exhibit high SBH on n-GaN [Lee 2000], and is 
practical to be fabricated in our laboratory, is another promising candidate and 
deserves further investigations in terms of contact thermal stability. In this study, 
the Rh-based and RuO2 SCs were firstly fabricated on n-GaN. After a careful 
investigation and comparison of the SC properties, including the electrical 
characteristics and thermal stability, the most superior SCs were finally 
integrated into the transistors and enabled the realization of high performance 
AlGaN/GaN SG-HFETs.  
Another focus of this project is to examine the HfO2/Al2O3 bilayer as 
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the gate dielectric for MIS-HFET structure. As highlighted earlier, the 
additional introduction of the dielectric layer can lead to the transconductance 
deterioration and threshold voltage shift. In order to solve these problems, 
high-k dielectrics could be a solution, since high dielectric constant can 
translate into more effective gate modulation. The previous work in our group 
has confirmed that the sputtered HfO2 was a promising dielectric, which could 
effectively suppress the transconductance reduction of the MIS-HFETs [Liu2 
2006]. However, the amorphous HfO2 tends to polycrystallize around 500 °C, 
which may increase the grain boundary leakage current and thereby pose 
thermal stability concern for the HfO2 MIS-HFETs. On the contrary, Al2O3 can 
remain amorphous up to 1000 °C and has also shown good passivation effect on 
GaN [Ye 2005]. Moreover, it has a larger bandgap of 8.8 eV compared to that of 
HfO2 (5.6 eV), which is beneficial for the further reduction of device gate 
leakage. Therefore, in order to reap the collective advantages of both dielectrics, 
in this work, the HfO2/Al2O3 bilayer dielectric stack was developed. Although 
Yue et al. [Yue 2008] have reported the usage of HfO2/Al2O3 on AlGaN/GaN 
HFETs, their studies were limited to demonstrating the effectiveness of the 
bilayer dielectric as a gate insulator as well as a surface passivation layer. In our 
work, besides the electrical performance of the HfO2/Al2O3 bilayer gate 
dielectric MIS-HFETs, the device thermal stability was also investigated and 
compared to those of HfO2 single layer MIS-HFETs.  
It is worth mentioning that pulsed laser deposition (PLD) is a versatile, 
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cost-effective, and successful method for obtaining high quality films of various 
kinds of materials. In addition, it has the advantage of clean deposition without 
impurities in the films [Sakai 2007]. Therefore, all of the dielectrics studied in 
this project were grown by means of the PLD technique.  
With the objectives and overview of the project described above, this 
thesis is organized as follows. Chapter 2 gives a brief introduction to the 
physics of Schottky contact and the basic theory of AlGaN/GaN HFETs. 
Several important characterization techniques used in this work are also 
described, such as Hall effect measurement, X-ray diffraction (XRD), 
secondary ion mass spectroscopy (SIMS), and X-ray photoelectron 
spectroscopy (XPS). This chapter provides the theoretical framework for the 
project. 
Chapter 3 and 4 focus on the investigation of high quality SCs. The 
characteristics of several promising SCs, including Rh/Au, Ni/Rh/Au and RuO2 
SCs are first studied on n-GaN in Chapter 3. A comparison in terms of 
electrical performance and thermal stability among these contacts is also 
included. Based on this result, in Chapter 4, AlGaN/GaN SG-HFETs with the 
advanced Ni/Rh/Au gate electrode are fabricated and investigated. 
In Chapter 5, a thorough study is first carried out on the PLD growth of 
amorphous HfO2 films on GaN, followed by the characterization of 
MIS-HFETs with PLD-grown HfO2 gate dielectric. After that, the physical and 
electrical characteristics of the HfO2/Al2O3 bilayer dielectric are studied and the 
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device performance of the HfO2/Al2O3 MIS-HFETs will be presented and 
compared to that of the HfO2 passivated transistors. 
Chapter 6 compares the Ni/Rh/Au SG-HFETs and HfO2/Al2O3 
MIS-HFETs with respect to the device DC performance and thermal stability, 
aiming at getting a better understanding of the two approaches in enhancing the 
device properties. 
Lastly, in Chapter 7, a summary of this work is provided, followed by a 
suggestion of the potential research to further the development of GaN-based 
HFETs. 
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Chapter 2  
Physics in GaN-based Devices and Characterization 
Techniques 
 
This chapter provides the theoretical background of the project. The first 
part (Section 2.1) will focus on introducing the essential theories in GaN-based 
devices, which include physics related to Schottky contact (SC) and device 
principle of AlGaN/GaN HFETs. The second part (Section 2.2) will be devoted 
to several important characterization techniques used in this work, including 
Hall effect measurement, X-ray diffraction measurement (XRD), secondary ion 
mass spectroscopy (SIMS), and X-ray photoelectron spectroscopy (XPS). In 
this chapter, only a brief discussion on the above techniques will be presented to 
highlight their important relevance to our work. 
 
 
2.1 Physics in GaN-based Devices 
 
2.1.1 Schottky Contact and Schottky Barrier Height Derivation 
Schottky contact (SC) is a rectifying metal/semiconductor contact that 
allows a large current flow in forward bias but almost no current flow in reverse 
bias. Since the conduction in SC is carried out by majority carriers in 
semiconductor, Schottky diode can respond well to high frequency signal and 
be used as a high frequency device. In HFETs, the Schottky gate works by 
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controlling the electron carrier concentration in the channel. Good SC may 
enable the realization of HFETs with excellent performance and reliability. 
 
1. Physics of Schottky contact 
According to the Schottky-Mott model [Sze 1981], a Schottky barrier is 
formed when a metal comes into contact with a semiconductor, originating from 
the difference in the work function between the metal and semiconductor. Fig. 
2.1 illustrates the energy band diagram of an ideal SC on n-type semiconductor, 
where φm is the work function of metal, φs is the work function of 
semiconductor, χ is the electron affinity of semiconductor, and Xd is the 





Fig. 2.1: Energy band diagrams of Schottky contact on n-type semiconductor: (a) 
before contact formation, and (b) in thermal equilibrium. 
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At thermal equilibrium, the Fermi level has to be constant throughout 
the system, as shown in Fig. 2.1 (b). In the ideal case, in order for the Fermi 
level to become constant, electrons from the semiconductor will flow into the 
lower energy states in the metal. Uncompensated positive ions are left behind in 
the semiconductor and this creates a space charge region (width: Xd). A 
potential difference develops at the junction which opposes the flow of the 
electrons into the metal. Electron transfer continues until the built-in potential 
barrier (Vbi) on the semiconductor side is large enough to prevent further charge 
carrier transfer, and Vbi is the difference between the Fermi energy of the metal 
and semiconductor. Electrons in the metal trying to move into the 
semiconductor see a potential barrier φB0, i.e., the Schottky barrier height (SBH) 
at zero electric field. It is defined as the potential difference between the Fermi 
energy of the metal and the band edge where the majority carriers reside. For 
n-type semiconductor, the SBH can be obtained from: 
φB0 = φm – χ                           (2.1) 
The current in the ideal SC is called the thermionic emission current, 
which is caused by the electrons thermally excited over the potential barrier. 
When a bias is placed on the metal, a change in the band structure occurs. In a 
forward bias, Vbi is overcome by shifting the Fermi level upwards, so that 
electrons in n-type semiconductor can flow over the barrier. This takes a certain 
positive bias, which is known as the turn-on voltage. For reverse bias, the 
applied voltage works to increase the potential barrier for electrons, thus 
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reducing the thermionic emission current. 
However, the SBH of the actual diodes often differs from the one 
calculated using equation (2.1). This is due to the imperfect nature of the actual 
metal/semiconductor interface. The ideal metal/semiconductor theory assumes 
that both materials are infinitely pure, and there is no interaction between the 
two materials nor is there an interfacial layer. In fact, chemical reactions 
between the metal and the semiconductor do occur. The interface states at the 
surface of the semiconductor and interfacial layers can change the SBH value of 
the SCs. Correspondingly, besides the thermionic current, other current 
components may also exist in the actual SCs, including the tunneling current, 
which is caused by the current flow through the thin barrier, and recombination 
current, which is caused by the recombination in the depletion or space charge 
region.  
 
2. Derivation of contact SBH 
The thermionic current-voltage (I-V) relationship of a Schottky diode 











qVII ddod exp1exp             (2.2) 
where Vd is the applied voltage across the diode, n is the ideality factor, T is the 






φexp2**                  (2.3) 
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where A** is the effective Richardson constant, which has a theoretical value of 
26 A cm-2 K-2, and A is the area of the diode. From equations (2.2) and (2.3), a 
plot of Log {Id/[1–exp(– qVd/kT)]} versus Vd yields Io as the intercept. Once Io 
is determined, the SBH ( bφ ) of the SC can be estimated using equation (2.3). 
The n factor in equation (2.2) can be extracted from the slope of the curve. As n 
may incorporate effects that make the diode nonideal, it can have a value larger 
than 1. 
Capacitance-voltage (C-V) technique can also be used to determine the 














ε                  (2.4) 
where sε  is the permittivity of the semiconductor, N is the donor concentration 
of the semiconductor, A is the area of the SC, Vd is the applied voltage. The 
x-intercept of the plot of (A2/C2) versus Vd, Vin is related to the built-in potential 
Vbi by the equation: Vbi = Vin + kT/q, where T is the absolute temperature, k is 
Boltzmann’s constant, and q is electronic charge. The barrier height bφ  is 
given by the equation  
q
kTVV ninb ++=φ                          (2.5) 
where Vn = (kT/q)In (Nc/N) and Nc is the density of states in the conduction 
band. It is given by Nc = 2×(2πm*kT/h2)3/2, where the electron effective mass, 
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m* = 0.22m0 and has a value of 2.6×1018 cm-3 for GaN at room temperature 
[Sze 1981]. In the previous expression, m0 is the free electron mass and h is 
Planck constant. It should be pointed out that the SBH obtained from I-V 
measurements is lower than that obtained from C-V measurements. As 
mentioned earlier, this discrepancy is mainly related to the image force 
lowering effect of the contact. In addition, the presence of native oxides at the 
interface, and the spatial inhomogeneities of the SCs at the 
metal/semiconductor interface are both contributing factors.  
 
2.1.2 Device Principle of AlGaN/GaN HFETs 
The most important feature of the AlGaN/GaN HFETs is the high sheet 
carrier concentration and strong confinement of the carriers at the interface of 
the heterostructure, which is known to be the consequence of strong 
spontaneous and piezoelectric polarization fields in the AlGaN/GaN 
heterostructure [Ambacher2000, Ibbetson1999]. Spontaneous polarization is 
polarization on heterojunction interface at zero strain, which comes from net 
charge of the growth front. Piezoelectric polarization comes from the difference 
between lattice constants at the heterostructure, thus it increases as the strain at 
the interface increases. 
Figure 2.2 depicts the conduction band diagram of the AlGaN/GaN 
heterostructure and the resulting formation of two-dimensional electron gas 
(2DEG). As seen, when two semiconductor materials with different bandgaps 
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(e.g., AlGaN and GaN) are joined together to form a heterojunction, 
discontinuities in the conduction band edges occur. This band discontinuity 
forms a triangle quantum potential well at the heterojunction interface. 
Electrons accumulate in this well and form a sheet charge, analogous to the 
inversion channel in a SiO2/Si MOS structure. The thickness of this channel is 
typically only several nanometers, which is much smaller than the de Broglie 
wavelength of the electrons in GaN given by λ = h/(2mn*kT)1/2. Hence the 
electrons are quantized in a two-dimensional system at the interface, and the 













Fig. 2.2: Conduction band diagram of the AlGaN/GaN heterojunction and the 
resulting 2DEG formed. 
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Figure 2.3 illustrates a schematic showing the cross-section of a 
conventional AlGaN/GaN HFET. The source/drain contacts and the gate 
metallization are similar to those in Si MESFET devices. The ohmic metal 
contacts on either side of the gate provide the source and drain of the charges 
that flow through the channel layer. The gate is used to modulate the charge in 
the channel. Since it is normally reverse biased, a Schottky contact is utilized as 
the gate electrode to minimize current flow in the reverse bias condition. In 
addition, the gate length and the source-drain distance may vary according to 










Fig. 2.3: Cross-section of the conventional AlGaN/GaN HFETs. 
 
 
The role of each layer in the GaN-based HFET structure is described as 
AlGaN barrier layer 
GaN cap layer 
 
GaN channel layer 
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follows [Schwierz 2002]:  
The top undoped GaN cap layer has the function of protecting the 
underlying AlGaN layer from surface oxidation and contamination. The AlGaN 
barrier layer is the most critical layer in the HFET structure. It can be doped or 
undoped, contributing free carriers to the GaN channel layer. Here, the Al 
fraction x in AlxGa1-xN plays an important role. A higher x fraction leads to an 
increased sheet carrier density, which is caused by piezoelectric polarization at 
the interface of the heterostructure. However, a higher Al mole fraction can 
easily form cracks and AlGaN grains to release the strain in the AlGaN film. 
Commonly, its value is between 0.15 and 0.5, with a typical value around 0.3. 
The AlGaN spacer layer is optional. This layer can separate the negatively 
charged 2DEG from the ionized positively charged dopant atoms, thus reducing 
the Coulomb scattering. 2DEG lies in the GaN channel layer, several 
nanometers below the AlGaN/GaN heterojunction interface. The AlN layer 
serves as a buffer layer to facilitate the epitaxial growth of GaN on a sapphire 
substrate with fewer defects. The thickness of each layer and its doping level 
can directly affect the device performance of HFETs.  
It is worth mentioning that AlGaN/GaN HFETs are able to demonstrate 
a 2DEG with sheet carrier concentrations much greater than those obtained in 
other III-V material systems, owing largely to the piezoelectric effect. For 
example, the piezoelectric polarization in AlGaN/GaN is more than five times 
larger than that in AlGaAs/GaAs [Bykhovski 1997, Yu 1997]. Because of the 
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large piezoelectric constants and the large lattice mismatch between AlGaN and 
GaN, a strong piezoelectric field in the AlGaN layer is induced, thus leading to 
the appearance of positive piezoelectric sheet charges at the interface. As a 
result, extra negative electrons are induced and contribute to the 2DEG. On the 
other hand, due to such polarization effect, AlGaN/GaN HFETs are able to 
achieve high sheet carrier concentrations even without intentionally doping the 
AlGaN barrier layer.  
 
 
2.2 Characterization Techniques 
 
Various material and electrical characterization techniques have been 
used in this project to evaluate the quality of metal and dielectric films. These 
characteristics are important to help optimize the experimental process and 
realize reliable AlGaN/GaN HFETs. In this work, Hall effect measurement was 
conducted to measure the electrical properties of GaN epilayers and 
AlGaN/GaN HFETs (i.e., carrier concentration, carrier mobility, and sheet 
resistivity). XRD was used to identify the components of the metal stacks and 
to investigate structural properties of the gate dielectric. SIMS was employed to 
examine the depth profile of various elements in the metal schemes or dielectric 
films. XPS was carried out to check the dielectric film stoichiometry, determine 
the band offset across the dielectric/GaN heterointerface, and analyze the 
element interactions in the dielectrics. 
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2.2.1 Hall Effect Measurement 
Hall effect measurement provides a fairly simple and quick way of 
determining both majority carrier concentration and mobility in semiconductor 
samples. The principle of operation relies on the discovery by Hall in 1879, in 
which a magnetic field generates a potential difference in a conducting material 
in the plane perpendicular to the field [Hall 1897]. During the measurement, a 
constant current I, is forced through the sample within an orthogonal magnetic 
field B. Under such conditions, the free charge carriers will experience a 
Lorentz force FL, given by: FL = e(v×B), where v is the drift velocity of the 
carriers. Since electrons and holes have opposite charges (-e and +e), they tend 
to flow in the opposite directions under the Lorentz force. If either carrier type 
is dominant, the accumulation of internal charges will induce a steady state Hall 
























Fig. 2.4: Hall effect measurement: (a) Hall effect schematic diagram, (b) van 
der Pauw contact geometry setup. 
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Based on balancing magnetic and electrostatic forces on a mobile charge 
e, the following equation can be written: 
W
V e FF HeL ==                          (2.6) 
The current expressed in terms of the drift velocity is: 
vtWenI ××××=                        (2.7) 
where n is the density of charge carriers, W×t is the cross-section area through 





 R HH ⋅
⋅=⋅=                        (2.8) 






R R HHHs ⋅==                            (2.9) 
The sheet carrier concentration ns is calculated from the measured sheet 




 n ⋅=                          (2.10) 
If the thickness t is given, the bulk carrier concentration n is given by 
n=ns/t.  
The contact geometry shown in Fig. 2.4 (b) represents the van der Pauw 
technique, which is commonly used to measure the Hall effect and determine 
the sample sheet resistivity [Pauw1958]. To minimize the effect of the contact 
resistivities, the current source is first applied to contact pair 1-2 and the voltage 
is measured across contact pair 3-4. The current is next applied to contact pair 
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1-4 and the voltage is measured across contact pair 2-3, and so on one after 
another. A total of eight different I-V pair measurements are averaged to 




)( 23,4134,12 +                 (2.11) 
where R12,34 =V34/I12 and R41,23 = V23/I41. F is a shape-dependent parameter and 
equals 1 for symmetrical samples. 
The calculation of the Hall mobility uh does not depend on sample 
geometry but only on the measured values of sheet resistivity ρs and sheet Hall 





R u =                          (2.12) 
In this project, a Bio-Rad HL5500PC Hall effect system was employed 
at room temperature to obtain the electron concentration and mobility of the 
n-GaN, as well as to evaluate the changes in electron concentration and 
mobility for the AlGaN/GaN HFET structure before and after passivating the 
dielectric layer. 
 
2.2.2 X-ray Diffraction Measurement 
X-ray diffraction measurement (XRD) is a well-developed, versatile and 
powerful technique for non-destructive ex-situ characterization of 
semiconductor materials. It is able to provide information on macroscopic 
crystalline quality, which is averaged over the X-ray irradiated area. Besides 
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that, compound composition, strain in the film, lattice constant, and the 
periodicity of the layers can also be accurately obtained with the 
high-resolution XRD [Fewster1993]. All these structural information has 
significant effects on the electronic and optical properties of the materials. In 
this work, XRD technique was employed to analyze the microstructure of the 
gate metals (Ni/Au, Rh/Au, Ni/Rh/Au, and RuO2) in SG-HFETs, and assess the 
quality of gate dielectrics (HfO2 and Al2O3) in MIS-HFETs. All the 
measurements were carried out with the Bruker Gadd XRD system. 
The principle of the XRD operation is the Bragg’s law: 
λθ nd Blhk =sin2                        (2.13) 
where dhkl is the spacing of the lattice planes with Miller indices {h k l}, θB is 
the corresponding Bragg angle, and λ is the wavelength of X-ray radiation. The 
spacing of the lattice planes with Miller indices {h k l} can be calculated with 
the following equation for wurtzite III-nitrides, where a and c are the lattice 




















hkkhd lkh                (2.14) 
 
Figure 2.5 shows the typical components and angles of the goniometer 
for a θ-2θ X-ray diffractometer. As seen, the sample stage can rock (ω scan), 
tilt (χ scan), or rotate (φ scan) around the respective axes. It can also move 
along the x-y-z directions to position the sample. The χ axis allows for 180 o 
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tilting; and the φ axis normal to the sample surface can rotate through 360 o. 
Moreover, in the XRD system the sample stage is also a precision goniometer 
with optical encoders on the axes that eliminate angular uncertainties on the two 





















Fig 2.5: Schematic diagram of some components and angles of the goniometer 
for θ-2θ X-ray diffractormeter.  
 
 
Among the most common XRD scan modes, radial-scan (ω-2θ or 2θ-ω 
scan) can do precise lattice constant measurement, which provides information 
about lattice mismatch between the film and the substrate. Therefore this 
measurement can give details of precision composition measurement, strain or 
stress levels in sample and the degree of relaxation in thin layer [Fewster 1998]. 
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2.2.3 Secondary Ion Mass Spectroscopy 
Secondary ion mass spectroscopy (SIMS) is a powerful technique for 
surface spectroscopy, surface imaging and depth profiling. Its sensitivity is 
down to ppm level, and the depth information can be accurate to the nanometer 
scale. In this work, the Time-of-Flight (ToF) SIMS system (ION TOF, TOF 
SIMS IV) was used to examine the microstructural evolution of the metal gate 
in SG-HFETs after a prolonged term thermal stress. Moreover, in the study of 
MIS-HFETs, it was employed to check the quality of dielectrics and 
dielectric/GaN interface by observing the depth profile image of the constituent 
elements.  
The TOF-SIMS IV instrument is equipped with a liquid metal (Ga+) ion 
gun (LMIG) for spectroscopy and imaging. Depth profiling can be performed 
using either Cs+ or Ar+ (combined with crater analysis using the LMIG). Fig. 
2.6 illustrates the schematic drawing of a SIMS equipment. 
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Fig. 2.6: Schematic drawing of the SIMS equipment. 
 
 
In the SIMS experiment, a focused ion beam (primary ions) is used to 
bombard the sample surface. Atomic collisions transfer the primary ion energy 
to the target atoms, and some of this energy will result in the ejection of atoms 
and atom clusters, where a fraction of these particles will become ionized, 
either positively or negatively. These secondary ions can be collected and 
analyzed by a mass spectrometer. Since all the particles depart from the sample 
at the same time and are subject to the same accelerating voltage, the lighter 
ones will arrive at the detection system before the heavier ones. The 
"Time-of-Flight" of an ion is proportional to the square root of its mass, so that 
all the different masses are separated during the flight from the sample to the 
detector and can be detected individually. 
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With a high primary ion dose sputtering, considerable quantities of 
material will be removed away, and a crater in the surface can be observed over 
time. Through the use of standards and calibration of the sputter rate, the data 
collected can be converted to concentration versus depth, thus obtaining the 
depth profiling image of the elements in samples. In practical measurements, 
the sputtering rate must be carefully adjusted so as to achieve the reasonable 
erosion speed of the sample as well as good depth resolution. In addition, the 
primary ion species used during measurements is dependent on the constituent 
elements being studied. In this experiment, Ar+ is used for profiling positive 
species (e.g. Ga+). As for the electronegative elements (e.g. N-, O-), Cs+ can be 
used to enhance the yield of the negative secondary ions. If the elements of 
interest include both electropositive and electronegative elements, sometimes 
two separate profile runs will be required. 
 
 
2.2.4 X-ray Photoelectron Spectroscopy 
X-ray photoelectron spectroscopy (XPS), also known as electron 
spectroscopy for chemical analysis (ESCA), which uses soft X-rays (200-2000 
eV) to examine the core levels, allows the surface of a semiconductor to be 
probed and the chemical species to be identified. In this work, the XPS 
measurements were performed using a VG ESCALAB 220i-XL system with a 
monochromatized Al Ka source (1486.6 eV) for excitation of photoelectrons. 
The main purposes are (i) to quantitatively evaluate the film stoichiometry of 
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the PLD-grown HfO2 and Al2O3 films; (ii) to examine the element interaction in 
the above-mentioned bilayer dielectrics. 
The mechanism behind XPS is the photoelectric effect observed by H. 
Hertz in 1887 [Hertz 1887] and the photoelectric law proposed by A. Einstein 
in 1905 [Einstein 1905]. From the one-electron model and the conservation of 
energy, the energy relationship between initial state and final state can be 
expressed as: 
 Bkin EAEAEE −=−−= + ωω ηη )]()([            (2.15) 
where kinE is the kinetic energy of the photo-ionized electron, ωη  is the 
excitation X-ray energy, and [E(A+) – E(A)] is the binding energy (EB), 
representing the energy difference between the ionized and the neutral atoms. A 
photoelectron spectrum can be obtained by measuring the distribution of the 
emitted photoelectron kinE  using any appropriate electron energy analyzer and 
calculating the photoelectron binding EB energy in electron volts (eV). It should 
be noted that the binding energies EB in solids are conventionally measured 
with respect to the Fermi level (EF) of the solid, rather than the vacuum level 
(Evac). Therefore, in the actual data acquisition, a small correction to the above 
equation is involved, as shown in the following (equation 2.16), where φ  is 
the work function of the sample.  
φω −−= Bkin EE η                      (2.16) 
Such process is shown schematically in Fig. 2.7. The atomic 
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composition can be determined from the photoelectron spectrum because the 








There are two important parameters that should be paid attention to in 
the XPS measurement. The first one is the sampling depth. Although X-rays 
can penetrate into the sample with a distance of several micrometers, the depth 
related to the emission and detection of photoelectrons is much less. It is 
estimated that most of the electrons detected come from within 3λ of the surface, 
and λ here is the inelastic mean free path of an electron, representing the 
average distance traveled through a solid before it is inelastically scattered. Its 
value depends on both the initial kinetic energy of the electron and the nature of 
the sample. For example, when the electron energy is in the range of 15 – 35 eV, 
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λ is typically less than l nm. With the increased electron energy to 350 – 1400 
eV, it becomes larger than 2 nm.  
The second critical parameter of XPS we concern is the detection limit 
and the elemental quantification. Most XPS measurements give us a relative 
quantification of surface concentration, and the detection limit concerning the 
concentration of a specific element in the sample is in the range of 0.1 % – 1 %. 
Since each element has a unique elemental spectrum, the peaks from a mixture 
are approximately the sum of elemental peaks from the individual constituents. 
Hence, it is possible to determine the relative concentrations of the various 
constituents of the compound by utilizing peak area and peak height sensitivity 
factors. 
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Chapter 3  
Rh-based and RuO2 Schottky Contacts on n-GaN 
 
As discussed in Section 1.3, for high performance AlGaN/GaN HFET 
fabrication, using a good quality SC as the gate electrode is a necessary 
approach. Thus, this chapter will focus on the investigation of SCs on n-GaN 
for application in high performance Schottky gate (SG)-HFETs. Section 3.1 
provides the fabrication and characterization of the baseline Ni/Au SCs on 
n-GaN. After that, Schottky gate schemes consisting of Rh-based (including 
Rh/Au and Ni/Rh/Au) and RuO2 will be carefully investigated in Sections 3.2 
and 3.3, respectively. Finally, a thorough comparison, in terms of electrical 
properties and thermal stability, of the Rh-based and RuO2 contacts with the 
baseline Ni/Au diodes will be performed. 
 
 
3.1 Fabrication and Characterization of Schottky Contacts on 
n-GaN 
 
3.1.1 Schottky Contact Fabrication  
The GaN samples used in this experiment are grown in a MOCVD 
system by SVT Associates, Inc. The structure of the samples comprises a 1.5 
µm thick n-type GaN (Si-doped) layer on a c-plane sapphire substrate. The 
electron concentration obtained from Hall effect measurement is ~1×1018 cm-3.  
Chapter 3                                     Rh-based and RuO2 Schottky contacts on n-GaN                
 58
Figure 3.1 illustrates the schematic diagram of the Schottky diode on 
n-GaN. Three main processing steps are involved: 1. sample cleaning; 2. ohmic 
contact formation; 3. Schottky contact formation. The detailed fabrication 




































Fig. 3.2: Flow chart of the Schottky contact fabrication. 




Image reversal technique for Schottky pattern formation 
Metallization for ohmic contact 
Annealing
Descum and acid solution treatment 
Cleaning 
Photolithography 
Metallization for Schottky contact 
Descum and acid solution treatment 
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1. Sample cleaning 
Since the surface condition of the n-GaN epilayer can greatly influence 
the final device performance, the cleaning procedures should be carefully 
performed. The GaN samples were first cleaned by acetone and followed by 
2-propanol in an ultrasonic bath for 5 min each to remove the surface organic 
contaminations, then rinsed in de-ionized (DI) water. After that, the degreased 
samples were boiled in an acid solution (HCl:DI water = 1:1) for 10 min to 
remove the native oxides on the GaN surface, followed again by a rinse in DI 
water. Subsequently, they were pre-baked at 110 °C for 10 min.  
 
2. Ohmic contact formation 
Titanium-based metallization schemes, including Ti/Al, Ti/Al/Ni/Au, 
Ti/Al/Ti/Au, etc. are the most popular metal schemes that have been used to 
form ohmic contacts on n-GaN [Lin 1994, Liu2 1998, Qin 2004, Dobos 2006]. 
During annealing, solid phase reactions between Ti and GaN is possible. 
Nitrogen out-diffuses from the GaN lattice to form TiN and the residual 
nitrogen vacancies act as donors in GaN. The interfacial area thus becomes 
heavily doped, providing the configuration needed for tunneling contacts. Al 
comes to contact with the surface and forms ohmic contact. Very often, this 
bilayer is additionally deposited with overlayers of Ni or Pt, serving as the 
diffusion barrier layer, and the top layer of Au to reduce sheet resistance and 
decrease oxidation during the high temperature annealing. Among these 
schemes, Ti/Al/Ni/Au [Qin 2004] was reported to be a reliable ohmic contact 
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with a specific resistance as low as ~10-7 Ωcm2 after thermal treatment. 
Therefore, in our experiment, the metal scheme Ti (25 nm)/Al (200 nm)/Ni (40 
nm)/Au (100 nm) was chosen as the ohmic contact on n-GaN. All the metals 
were deposited using the Edwards e-beam evaporation system.  
The annealing process was performed using the rapid thermal annealing 
(RTA) system due to its small thermal budget and excellent heating uniformity 
relative to traditional furnace process. To achieve the best ohmic behavior for 
the contacts, the samples were thermally annealed in a high vacuum atmosphere 
(below 2×10-6 Torr) at different temperatures of 750, 800, 850 and 900 °C. Fig. 
3.3 shows the I-V characteristics of the ohmic contacts on n-GaN before and 
after annealing. The annealing time was fixed at 30 s. It is seen that 850 oC is 
the best annealing temperature to yield the most conductive ohmic contacts to 
our n-GaN epilayer. 
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Fig. 3.3: I-V characteristics of ohmic contacts before and after annealing at 
different temperatures in high vacuum (below 2×10-6 Torr) by RTA. 
 
 
3. Schottky contact formation 
In order to well align the Schottky gate area, the gate mask was 
designed to be entirely transparent except for the gate area. In such case, a 
negative photoresist should be used to define the gate area. To avoid using 
negative photoresist, which has swelling characteristics, the positive photoresist 
AZ5214 with an image reversal (IR) technique was applied in this experiment. 
The IR capability is obtained by a special crosslinking agent in the photoresist 
formulation which becomes active at specific temperatures, more importantly, 
only in the exposed areas of the photoresist. The crosslinking agent together 
with exposed photoactive compound (PAC) leads to an almost insoluble (in 
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developer) and no longer light sensitive substance, while the unexposed areas 
still behave like a normal unexposed positive photoresist. After a flood 
exposure (no mask required), the former unexposed areas are dissolved in a 
standard developer for positive photoresist, and the crosslinked areas remain. 
The overall result is a negative image of the mask pattern. 
The most critical parameter of the IR process is the reversal bake 
temperature. If the IR bake temperature is too high, the photoresist will be 
thermally crosslinked also in the unexposed areas, giving no pattern. The 
optimized IR process used in our experiments is summarized as follows: 
(a)  Normal exposure with the gate mask for 40 s; 
(b)  Reversal bake at around 108 °C (±2 °C) for 8 min; 
(c)  Flood exposure for 80 s. 
It is worth mentioning that using this IR technique, undercut structure 
can be formed, thus facilitating the lift-off process. As we know, a positive 
photoresist tends to form a profile with a positive slope due to the absorption of 
the PAC, which attenuates the light when penetrating through the resist layer, 
thus causing a higher dissolution rate at the top and a lower rate at the bottom of 
the photoresist. When the IR technology is applied, this condition is reversed as 
higher exposed areas will be crosslinked to a higher degree than those with 
lower dose, thus forming an undercut structure ideally suited for lift-off. 
Besides this advantage, particularly in HFET fabrication, the IR process can 
effectively avoid the gate overlapping with source/drain when the source/drain 
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space is small, as shown in Fig.3.4. Furthermore, the effective gate length is 

















Fig. 3.4: Schematic drawing showing the advantage of the undercut structure 
resulted from the image reversal process.  
 
 
In our Schottky diode fabrication process, UV-ozone stripper was used 
before ohmic metal deposition, as well as prior to Schottky metal deposition to 
remove the residual photoresist remained at the exposure regions, thus 
improving the intimate contact of the metal with the substrate. The descum 
process was conducted at 75 °C for 2.5 min. After descum, the samples were 
dipped into the acid solution of HCl:DI water (1:10) for 15 s to remove the 
oxides which might be formed in the previous processes. Finally, the SC, such 
as Ni/Au (30/80 nm), was deposited by e-beam evaporation. Fig. 3.5 is the 
top-view of the fabricated Schottky diode on n-GaN. The inner circle is the SC 
Metal atoms from the E-beam 
evaporation 
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with a radius of 75 µm. The outer region is the ohmic contact. The dark area in 



















3.1.2 I-V Characterization of Schottky Contacts on n-GaN 
The fabricated SCs were post-metal deposition annealed at 300 to 600 
°C, in steps of 100 °C for 5 min in vacuum to optimize the contact properties. 
Fig. 3.6 shows the I-V characteristics of the Ni/Au SCs on n-GaN as a function 
of annealing temperature. It is seen that the I-V curves shift slightly upon 
thermal treatment up to 500 °C, suggesting a small change in SBH for the 
Ni/Au contacts. After annealing at 600 °C, the reverse leakage current of the 
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The SBH and the ideality factor of the Ni/Au diodes were determined 
using thermionic emission theory, which has been introduced in Section 2.1. 
The estimated values are listed in Table 3.1, and each value is an average over 
five diodes. As seen, the SBH of Ni/Au SCs increases slightly from 0.72 to 0.73 
eV after annealing at 500 °C, which is in good agreement with the 
corresponding I-V curves. Further increase in the annealing temperature, up to 
600 °C, leads to a deterioration of the contacts. This can be attributed to the 
interfacial reaction of Ni with the GaN layer [Liu1 1998, Chen 2002]. In 
addition, the ideality factor is larger than one, indicative of nonideal behavior of 
the contacts, suggesting that the transport mechanisms, other than thermionic, 
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are present in the diodes [Liu1 1998, Ramesh 2006]. 
 
Table 3.1: SBH and the ideality factor of Ni/Au contacts as a function of 
annealing temperature. 
Temperature (°C) SBH (eV) Ideality factor (n) 
As-deposited 0.72 1.45 
300 0.71 1.43 
400 0.71 1.4 
500 0.73 1.7 
600 0.66 2 
 
 
3.2 Rh-based Schottky Contacts on n-GaN 
 
Rhodium (Rh), having a rather high work function (~5 eV) and good 
electrical conductivity [0.211×106 (cmΩ)-1], is regarded as a promising 
alternative metal as the SC to n-GaN. In this section, Rh-based SCs, including 
Rh/Au (30/80 nm), Ni/Rh/Au (5/30/80 nm) were investigated. Au was used to 
reduce the contact resistance, and Ni was utilized for its good adhesion to the 
substrate. The two types of SCs were first fabricated on n-GaN, following the 
processing procedures described previously for Ni/Au contact, and sequentially 
annealed at increasing temperature in high vacuum (below 2×10-6 Torr) for 5 
min each by RTA to achieve the SCs with an enhanced performance. 
 
3.2.1 Electrical Properties of Rh-based Schottky Contacts on n-GaN 
Figures 3.7 (a) and (b) show the typical I-V characteristics of the Rh/Au 
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and Ni/Rh/Au SCs measured as a function of annealing temperature in the 
range of 300–600 °C. It is observed that both types of diodes exhibit the 
smallest reverse leakage current after annealing at 500 °C, indicating an 
improvement in the electrical characteristic. Similar to the Ni/Au contacts, 
further increase in the annealing temperature up to 600 °C degrades the diodes’ 
quality, which is suspected to be related to the out-diffusion of element atoms 
from the GaN [Chen 2002]. It needs to be pointed out that compared to the 
Rh/Au contacts, which show only slight changes in the I-V curves after thermal 
treatment, the Ni/Rh/Au trilayer contacts present prominent improvements in 
the diode rectifying behavior, i.e., higher ratio of forward to reverse current, 
suggesting that the interfacial Ni layer play a positive role in enhancing the 
trilayer contact performance.    
 
 




Fig. 3.7: I-V characteristics of (a) Rh/Au, and (b) Ni/Rh/Au SCs on n-GaN as a 
function of annealing temperature. 
 
 
The effective SBH and the ideality factor of the Rh/Au and Ni/Rh/Au 
(a) 
(b) 
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contacts were deduced using thermionic emission theory from the I-V curves. 
The estimated values are summarized in Table 3.2. 
 
Table 3.2 SBH and the ideality factor of Rh/Au and Ni/Rh/Au contacts as a 
function of annealing temperature. 







































We can find that, for the Rh/Au contacts, the SBH value increases from 
0.68 (as-deposited) to 0.72 eV (after annealing at 500 °C), probably as a result 
of the intimate contact of Rh with the substrate. Such increase in SBH agrees 
well with the I-V curves shown in Fig. 3.7 (a). As for the Ni/Rh/Au contacts, the 
as-deposited SBH is estimated to be 0.75 eV, larger than that of the Rh/Au 
contacts. After annealing at 500 °C, the SBH of the trilayer SCs increases to 0.8 
eV, 0.08 eV larger than that of the annealed Rh/Au contacts. As a result, the 
leakage current has reduced by nearly 1 order of magnitude at the bias of -1 V 
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for the Ni-containing SCs, as shown in Fig. 3.7 (b). All these results suggest 
that thermal treatment at 500 °C may enable the Rh-based SCs with the best 
electrical performance, i.e., higher SBH and lower reverse leakage current. On 
the other hand, the consistently improved electrical performance of the 
Ni/Rh/Au contacts, regardless of annealing, is believed to be related to the 
presence of Ni in the trilayer contacts. 
 
3.2.2 Role of Ni in Rh-based Schottky Contacts on n-GaN  
The better adhesion property of Ni with the substrate and the higher 
work function, compared to that of Rh, could be the contributing factors, 
explaining the larger SBH of Ni/Rh/Au over Rh/Au SCs prior to annealing. To 
further investigate the function of Ni in the trilayer contacts, capacitance versus 
frequency (c-f) and XRD measurements were conducted. The Ni thickness in 
Ni/Rh/Au in subsequent discussion is ~5 nm, unless otherwise stated. 
Figure 3.8 shows the dependence of the capacitance on the measurement 
frequency for the Rh/Au and Ni/Rh/Au contacts, before and after annealing at 
500 °C for 5 min in vacuum. Each capacitance value is depicted at a voltage of 
-4 V in each C-V curve. All the contacts exhibit higher capacitance value at low 
frequency, while lower value at high frequency. This capacitance increase at 
low measurement frequency was reported to be attributed to the interface defect 
density [Miura1 2004]. For the Ni/Rh/Au contacts, the frequency dependence of 
the capacitance becomes smaller after annealing, indicating reduced defects at 
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the metal/GaN interface, and leads to improved SBH. Possibly Ni acts to reduce 
the defects by chemical reaction [Miura1 2004]. However, in the case of the 
Rh/Au contacts, the capacitance dependence on the measurement frequency 
hardly changes after annealing. This difference suggests that the improved 
performance of Ni/Rh/Au over Rh/Au is related to the reduced interfacial 
defects in the former, as a result of the presence of Ni. 
 
 
Fig. 3.8: Capacitance (at -4 V) of the Rh/Au and Ni/Rh/Au contacts versus the 




Figure 3.9 shows the XRD spectra of Rh/Au and Ni/Rh/Au contacts 
after annealing at 500 °C for 5 min in vacuum and the plot of the as-deposited 
Ni/Rh/Au contacts. As seen, in addition to the characteristic peaks of GaN, Rh 
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and Au, a new phase of NiO can be observed in the two spectra of the Ni/Rh/Au 
contacts, before and after annealing (refer to the circled region). Since NiO has 
the function of suppressing the contact reverse tunneling leakage current [Lee 
2006], therefore the existence of NiO in the Ni/Rh/Au SCs is another beneficial 
factor which helps enhance the contact performance over that of Rh/Au. It 
should be noted that the oxygen in the trilayer Ni/Rh/Au contacts could 
partially originate from the GaN surface (e.g., in the form of residual surface 
native oxide), thus the formation of NiO could simultaneously remove the oxide 
and reduce the oxygen-related defects at the metal/GaN interface, thereby 
leading to improvement of the contact performance. However, this oxygen 
content is expected to be small. In our case, a large part of oxygen comes from 
the specific process environment during Rh deposition and this is supported by 
SIMS measurements (to be shown in Section 3.4), where a non-negligible 
amount of oxygen has been detected.  
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Fig. 3.9: XRD spectra of Rh/Au and Ni/Rh/Au contacts after annealing at 500 
°C for 5 min in vacuum and the as-deposited Ni/Rh/Au contacts. 
 
 
The effect of Ni thickness on the electrical performance of the Ni/Rh/Au 
contacts was also investigated. Table 3.3 summarizes the SBH and ideality 
factor of the Rh-based contacts with a variation in Ni thickness. As seen, the 
inclusion of even a thin layer of Ni in the Rh-based system can help increase 
the contact SBH, again confirming the positive effect of Ni in the Ni/Rh/Au 
SCs. However, the maximum SBH can only be achieved when the intermediate 
Ni layer is ~5 nm in thickness. This may be explained as follows: inadequate Ni 
leads to insufficient NiO formation and reduces the interfacial defects removal; 
on the contrary, excess Ni may enhance its probability to react with the GaN 
layer and form unfavorable nickel nitrides and/or nickel gallides [Guo 1996] at 
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the interface, besides NiO, thus degrading the contact performance. 
 
Table 3.3 SBH of the Ni/Rh/Au contacts with different Ni thickness. 
As-deposited Annealed at 500 °C Ni thickness 
(nm) SBH (eV) n value SBH (eV) n value 
0 0.68 1.56 0.72 1.65 
3 0.73 1.46 0.76 1.8 
5 0.75 1.43 0.8 1.65 
10 0.72 1.36 0.75 1.65 
 
 
In summary, Ni plays an important role in enhancing the electrical 
characteristics of the Rh-based SCs, in addition to its good adhesion property 
and large work function, the capability of reducing the interfacial defects by 
chemical reaction after annealing, and the formation of NiO at the metal/GaN 




3.3 RuO2 Schottky Contacts on n-GaN 
 
Owing to the high thermal and chemical stability, low resistivity and 
good diffusion barrier properties [Jevtic 2006], highly conducting oxide of 
ruthenium dioxide (RuO2) also has promising potential as the electrode on 
n-GaN. In the following part, the optimum conditions for the RuO2 film 
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preparation using the reactive sputtering technique, will first be investigated. 
More specifically, the O2 flow ratio on the film chemical composition, 
deposition rate and resistance will be studied. Based on the optimizations, the 
prepared high quality RuO2 films will be applied to n-GaN, and the electrical 
characteristics of the RuO2/GaN SCs will subsequently be investigated.  
 
3.3.1 RuO2 Film Growth by Reactive Sputtering 
RuO2 thin films have been prepared to date by many different 
techniques, such as reactive sputtering [Kaga 1998, Abe 2000], MOCVD [Bai 
1997], solution technique [Tressler 1996], pulsed laser deposition [Jia 1995] 
and oxidization of metal Ru [Chang 2004]. Among these approaches, reactive 
sputtering seems to be one of the most commonly used. In this experiment, our 
RuO2 films were deposited by using a reactive sputtering system (Discovery 18, 
Denton) in the DC mode.  
The target used was a 3-inch disk of Ru (99.9%) metal. No intentional 
substrate heating was applied during the deposition. The sputtering was carried 
out in a mixed gas of Ar/O2. The total gas flow was fixed at 10 sccm. Before 
introducing the gas, the sputtering system was pumped down to a base pressure 
of 3×10-6 Torr. The input DC power for the Ru target was controlled to 
maintain a constant of 100 W. In order to clean the target, 3 min pre-sputtering 
in Ar was carried out followed by another 3 min pre-sputtering in the Ar/O2 gas 
mixture. After that, the Ru-O films were deposited on the GaN epi-wafer.  
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Figure 3.10 shows the XRD patterns of the Ru-O films grown with 
various O2 concentrations in the sputtering ambient. As seen, when the film is 
deposited in 60 % O2 and below, all diffraction lines can be assigned to Ru 
metal. When the O2 flow is 80 % or higher, diffraction peaks from RuO2 can be 
observed. However, the peak becomes broad and weak with further increase in 
the O2 flow ratio to 100 %, suggesting that the films come close to the 
amorphous or fine grain structure at this O2 flow. The formation of 
amorphous-like films in high O2 flow region was supposed to be caused by 
excess oxygen atoms incorporated into the RuO2 films [Kaga 1998].  
 
 
Fig. 3.10: XRD patterns of the Ru-O films prepared with various O2 
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Figure 3.11 presents the variation of the deposition rate and resistance of 
the as-deposited Ru-O films as a function of the O2 concentration in the 
sputtering ambient. The film thickness was estimated by an α-stepper. 
Resistance was measured by the four-point probe method. From Fig. 3.11, it is 
seen that at 60 % O2 flow or below, at which only the Ru films were formed 
(refer to Fig. 3.10), the deposition rate is large, around 10 nm/min, and the film 
resistance is low at 1 Ω. When the O2 flow increases to 80 %, the deposition 
rate hardly changes, while the resistance increases to 7.5 Ω, corresponding well 
with the formation of RuO2. According to the reaction model proposed by Kaga 
et al. [Kaga 1998], such deposition was in a metallic target mode, i.e., Ru atoms 
were sputtered from the metal target and they reacted with O2 at the substrate 
surface, forming RuO2. Further increase in the oxygen content to 100 % leads 
to a significant decrease in the film deposition rate (~4 nm/min) and an increase 
in the resistance (25 Ω). This reduced deposition rate is caused by the oxidation 
of the target surface. In other words, a Ru oxide layer was formed at the target 
surface, and the RuO2 films were deposited by the sputtering of Ru oxide. Such 
deposition was in the oxide target mode [Abe 2000]. As for the increased 
resistance, it is related to the excess oxygen incorporated into the RuO2 films, 
which is consistent with the preceding XRD results. The excess oxygen in the 
RuO2 films would lead to the decrease of the film grain size and increase of 
impurity scattering, hence an increased film resistance [Kaga 1998]. 
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Fig. 3.11: Deposition rate and resistance of the as-deposited Ru-O films as a 
function of O2 concentration in the sputtering ambient. 
 
 
To further verify the properties of the Ru-O films, XPS experiments 
were conducted. Fig. 3.12 shows the Ru 3d and O 1s XPS spectra for the Ru-O 
films deposited with different O2 flow ratios. As seen in Fig. 3.12 (a), the 
binding energy of Ru 3d5/2 for the films prepared in 60 % O2 flow is 280 eV, 
which agrees with the value of pure Ru [Kaga 1998]. For the films deposited at 
80 % O2 flow, the binding energy shifts to 280.8 eV, which agrees well with the 
value of RuO2 [Kaga 1998]. The binding energy for the films prepared at O2 
100 % flow is 280.9 eV. In the O 1s spectra, for the films prepared at 60 % O2 
flow, a peak corresponding to the adsorbed oxygen [Kaga 1998] is found 
around 530.3 eV. For the films prepared at 80 % O2 flow, the peak intensity 
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increases and the binding energy shifts to 529.3 eV, which agrees well with the 
value of RuO2. With further increase in the O2 flow ratio to 100 %, the shape of 
the O 1s spectrum changes gradually. The shoulder, appearing in the range of 
530–531 eV (in the circled region) may signify the formation of a higher 
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Fig. 3.12: XPS spectra of (a) Ru 3d and (b) O 1s core levels for the sputtered 
Ru-O films deposited with different O2 flow ratio. 
 
 
Based on the above experimental observations (XRD spectra, deposition 
rate and resistance, XPS spectra), we can conclude that when the O2 content in 
the sputtering ambient is around 60 % or below, the sputtered films are Ru 
metal, which corresponds to a high film deposition rate and a low resistance. 
When the O2 flow is 80 %, the RuO2 films are formed. The film resistance 
increases, however, the deposition is still in the metallic target mode and less 
change in deposition rate is seen. When the O2 flow ratio increases to 100 %, 
although the sputtered films are still RuO2, the excess O2 atoms incorporated 
into the films may not only increase the film resistance (Fig. 3.11), but also 
possibly result in the higher oxidation state of Ru (Fig. 3.12), thus reducing the 
(b) 
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purity of prepared RuO2 films. In addition, it should be pointed out that, in our 
experiments, we found that a lower O2 concentration could result in a better 
adhesion of the RuO2 films with the substrate. In contrast, with the 100 % O2 
flow, the RuO2 films were easily peeled off. Considering all these factors, the 
optimized deposition ambient for RuO2 in this work is 80 % O2 flow ratio.  
 
3.3.2 Electrical Properties of RuO2 Schottky Contacts on n-GaN 
Following the diode fabrication procedures described in Section 3.1, 
RuO2 (110 nm in thickness) SCs were deposited on n-GaN. The diodes were 
sequentially annealed at different temperatures from 300 to 600 °C, in steps of 
100 °C, for 5 min each in vacuum (below 2×10-6 Torr) to investigate the 
annealing effect. 
Figure 3.13 shows the I-V characteristics of RuO2 SCs, measured as a 
function of annealing temperature. As the annealing temperature increases (up 
to 500 °C), the electrical behavior of the diodes improves in terms of a reduced 
reverse leakage current. For example, for the as-deposited RuO2 SCs, the 
reverse leakage is ~ 9×10-5 A/cm2 at -1 V. After annealing at 500 °C, this value 
has reduced by nearly 1 order of magnitude to 1× 10-5 A/cm2. The 
corresponding SBH and ideality factor of the RuO2 SCs are summarized in 
Table 3.4. As seen, an increase in SBH for the RuO2 SCs can be achieved after 
thermal treatment and the maximum value is 0.77 eV after annealing at 500 °C. 
Similar to the Ni/Au and Rh-based SCs, the performance of the RuO2 contacts 
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also starts to degrade, such as an increased reverse leakage current, and 
decreased SBH value, after annealing at 600 °C.  
 
 
Fig. 3.13: I-V characteristics of the RuO2 SCs on n-GaN as a function of 
annealing temperature. The annealing was carried out in vacuum at a duration 
of 5 min at each temperature. 
 
 
Table 3.4: SBH and ideality factor of the RuO2 SCs as a function of annealing 
temperature in vacuum. 
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In order to verify the reasons for the changed performance of RuO2 SCs 
upon thermal treatment, XRD measurements were carried out. Fig. 3.14 shows 
the XRD plots of the RuO2 SCs before and after annealing at 500 and 600 °C in 
vacuum. As seen, after thermally treated at 500 °C, the diffraction peaks of the 
RuO2 SCs become stronger compared to that of the as-deposited RuO2, 
suggesting the improved crystal quality of the RuO2 films, which may lead to a 
decrease in the film resistance [Kaga 1998]. However, after annealing at 600 °C, 
additional peaks, identified as that of metal Ru, are observed. Meanwhile, the 
peak intensity corresponding to RuO2 has decreased, indicative of the 
decomposition of RuO2 films. This phenomenon agrees well with the results 
reported by Matsui et al. [Matsui 2000].  
 
 
Fig. 3.14: XRD spectra of the RuO2 contacts before and after annealing at 
various temperatures for 5 min in vacuum.  
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Coupled with the I-V characteristics of the RuO2 SCs shown in Fig. 3.13, 
the changed performance of the RuO2 contacts upon annealing can be explained 
as follows: the as-deposited SCs exhibit a smaller SBH, and this may be caused 
by the poorer quality of the RuO2 films compared to those of the annealed ones. 
In addition, the sputtering damage on the sample surface during the gate metal 
deposition may be another contributing factor. After annealing, the surface 
defects in the SCs may be partially removed [Hwang 2006]. For the contacts 
annealed at 500 °C, the improved film quality, which may lead to a decrease in 
the resistivity of the RuO2 films, together with the reduced surface defects, 
contributes to the maximum SBH obtained. As the annealing temperature 
further increases to 600 °C, the RuO2 films partially decompose to metal Ru, 
which possesses a lower work function than that of RuO2, and such 
decomposition of RuO2 films may be responsible for the degradation of RuO2 
SCs shown after annealing at 600 °C.  
 
 
3.4 Comparison of Ni/Au, Rh-based and RuO2 Schottky 
Contacts 
 
In the previous sections, we have investigated the annealing effect on 
the electrical characteristics for the several promising SCs, including Rh/Au, 
Ni/Rh/Au, and RuO2 on n-GaN. In order to select a metal gate with superior 
quality for the high performance SG-HFET fabrication, a comparison, in terms 
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of contact electrical performance and thermal stability, is made between the 
Rh-based and RuO2 SCs with respect to the Ni/Au contact. 
Figure 3.15 summarizes the effective SBH and the leakage current 
density at -1 V as a function of annealing temperature of the Rh-based, RuO2 
and Ni/Au SCs. The results prior to annealing are also included. Clearly, for all 
contacts, an enhanced electrical performance can be achieved after thermal 
treatment. The annealing temperature of 500 °C is observed to be optimum and 
yield the maximum SBH and lowest reverse leakage current. 
 
 
Fig. 3.15: Effective SBH and contact leakage current density at -1 V as a 
function of annealing temperature. Annealing was carried out for 5 min at each 
temperature in vacuum. 
 
It needs to be pointed out that the Ni/Au contacts exhibit only marginal 
increase in SBH (by 0.01 eV) after annealing at 500 °C, compared to the other 
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three types of the SCs, and this is possibly caused by the dual functions of Ni in 
the contacts after annealing. On the one hand, the interaction of Ni with the 
surface residue oxygen may form NiO, as mentioned in Section 3.2, which may 
reduce the oxygen-related interfacial defects and suppress the contact reverse 
tunneling leakage current, thus enhancing the contact electrical performance. 
On the other hand, Ni easily reacts with GaN, forming compounds which may 
degrade the contact performance. Fig. 3.16 shows the XRD spectra of Ni/Au 
contacts before and after annealing at 500 °C for 5 min in vacuum. It is seen 
that after annealing, the intensity of Ni (200) peak decreases and extra phases as 
Ga4Ni3 (840), (653) and Ni3N (221) are present, confirming the formation of 
new compounds in the contacts. Owing to these two contradictory functions of 
Ni, hardly any improvement in the SBH is obtained for the Ni/Au contacts. 
 
Fig. 3.16: XRD spectra of the Ni/Au contacts before and after annealing at 500 
°C for 5 min in vacuum. 
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From Fig. 3.15, it is seen that prior to annealing, the Ni/Rh/Au contacts 
exhibit the highest SBH among the four types of SCs. This is related to the 
higher work function of Ni (5.15 eV) compared to that of RuO2 (5.0 eV) and Rh 
(4.98 eV). In addition, the existence of NiO in the trilayer contacts (confirmed 
in Section 3.2), possibly formed during the deposition of Rh, is also an 
important contributing factor, which enables the higher effective SBH of 
Ni/Rh/Au over Ni/Au SCs. After annealing at 500 °C, the maximum attainable 
SBH of the Ni/Rh/Au contacts becomes 0.80 eV and surpasses that of the 
reference Ni/Au SCs by 0.07 eV. We can also notice the prominent 
improvement in SBH for the annealed RuO2 contacts, which exhibit a larger 
maximum SBH by 0.04 eV than that of Ni/Au contacts. As a result, the 
annealed Ni/Rh/Au SCs present the smallest reverse leakage current density at 
-1 V among the four types of contacts, indicating the superior electrical 
characteristics of the trilayer diodes. 
Thermal stability is another important parameter to evaluate the SCs, 
because device processing and packaging occur after the metal deposition. High 
power devices dissipate energy losses as heat within the solid-state devices or 
packaging, thus elevating the temperature of the entire package. In addition, 
there are numerous processing steps during fabrication that may expose the 
contacts to high temperatures [Readinger 2005]. Thus, the qualified SCs are 
also expected to exhibit good thermal stability. In order to examine the thermal 
stability of the four types SCs on n-GaN, we conducted experiments with 
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extended annealing time under elevated temperatures. Since degradation always 
happens to the metal contacts when the temperature is above 500 °C [Readinger 
2005], therefore, in this experiment, the thermal stability test was carried out at 
500 °C for 5 hour in vacuum.  
Contact morphological stability, which is of great importance for small 
gate HFETs, was first studied. Figs. 3.17 (a) – (d) show the SEM images of the 
surfaces for the four types of contacts after thermal treatment at 500 °C for 5 
hour. It is seen that the surface areas of Rh-based and RuO2 SCs [Figs. 3.17 (a) 
– (c)] remain smooth, implying good morphological stability. However, for the 
reference Ni/Au contacts, the contact surface shows roughening and voids can 
be observed, which will reduce the effective area of the SCs, hence affecting the 
diodes performance stability. It is worth mentioning that these voids could be 
formed even after 30 min thermal treatment at 500 °C, suggesting that Ni/Au 





















Fig. 3.17: SEM images of the surface for (a) Rh/Au, (b) Ni/Rh/Au, (c) RuO2, 
and (d) Ni/Au SCs after annealing at 500 °C for 5 hour. 
 
 
The contact electrical thermal stability was examined by the reverse 
leakage current at -1 V, as shown in Fig. 3.18. Obviously, the Ni/Rh/Au contacts 
exhibit the smallest reverse leakage current among the four types of diodes 
throughout the entire thermal treatment duration. As the annealing time 
increases, the reverse leakage current increases for contacts, however, such 
increase is smaller for the Ni/Rh/Au SCs compared to the other three types of 
contacts, suggesting the good thermal stability of the Ni/Rh/Au contacts. It 
should be pointed out that, for the Ni/Au contacts, the leakage current density 
increases substantially after the first 30 min, indicating that the contacts are not 
(a) (b) 
(c) (d) 
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thermally stable. Then, it decreases unexpectedly. The contact surface 
examination has revealed that voids in the Ni/Au contacts, as shown in Fig. 
3.17 (d), formed as soon as after 30 min of thermal treatment. This would lead 
to the decreased effective contact area, and could explain the decreasing trend 
observed in Fig. 3.18 for the Ni/Au contacts beyond 30 min of thermal 
treatment. 
 
Fig. 3.18: Comparison of the contact reverse leakage current density at -1 V for 
various Schottky contacts on n-GaN as a function of thermal treatment duration 
at 500 °C in vacuum. 
 
 
SIMS measurements were performed to analyze the element 
microstructure evolution during annealing. Figs. 3.19 (a) – (d) present the SIMS 
depth profiles of the four types of SCs before and after thermal treatment at 500 
°C for 5 hour. For the reference Ni/Au contacts [Fig. 3.19 (d)], after 5 hour 
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annealing, drastic inter-diffusion of Ni, Au atoms with Ga and N atoms from 
the semiconductor occurs, suggesting a strong diffusion behavior of the Ni/Au 
SCs. However, in the case of Rh-based SCs, as seen in Figs 3.19 (a) and (b), Rh 
appears to serve as a barrier layer, suppressing the inter-diffusion of Au with 
GaN. Consequently, a clearer interface is observed in the Rh-based SCs after 5 
hour of annealing, indicative of a better thermal stability compared to that of 
Ni/Au. As for the RuO2 contacts [Fig.3.19 (c)], it is seen that the Ru atoms 
in-diffuse into the GaN epilayer and Ga atoms out-diffuse toward the surface 
after annealing for a prolonged duration. Compared to the Ni/Au and Rh-based 
contacts, the intermixing of RuO2 with GaN is moderate. This result is similar 
to that reported by Chang et al. [Chang 2004], who prepared their RuO2 SCs by 
annealing the e-beam evaporated Ru contact in O2 atmosphere. Meanwhile, it 
suggests that RuO2, irrespective of the fabrication method, is inappropriate to 
serve as the gate electrode on GaN-based devices for high temperature 
applications. 
It is noteworthy that the oxygen profile in the Rh-based and Ni/Au SCs 
was also traced and shown in Fig. 3.19. As seen, a non-negligible amount of 
oxygen exists in the Rh-based SCs, while in the Ni/Au contacts the oxygen 
content is small. This large amount of oxygen is considered coming from the 
process environment during Rh deposition, and enables the formation of 
favourable NiO in the Ni/Rh/Au SCs. 
 





Fig. 3.19: SIMS depth profiles for (a) Rh/Au, (b) Ni/Rh/Au, (c) RuO2, and (d) 




From all the preceding comparisons, we conclude that the Ni/Rh/Au 
SCs, among the four types of diodes, have the greatest potential to serve well as 
the Schottky electrode in the AlGaN/GaN HFETs. 
 




In this chapter, Rh-based SCs, including Rh/Au and Ni/Rh/Au, as well 
as the RuO2 SCs on n-GaN were fabricated and their electrical characteristics 
were carefully investigated and compared to the reference Ni/Au contacts.  
We found that all the SCs presented an enhanced performance, in terms 
of an increased SBH and a decreased reverse leakage current, after thermal 
treatment, and the maximum SBH could be obtained after annealing at 500 °C. 
For the Ni/Rh/Au SCs, the interfacial Ni layer played an important role. The 
experimental results showed that the inclusion of a thin layer of Ni in the 
Rh-based system could increase the contact SBH. C-f and XRD measurements 
revealed that this thin Ni layer helped reduce the interfacial defects and formed 
favorable NiO at the metal/GaN interface. For the fabrication of sputtered RuO2 
SCs, an optimized deposition ambient of the RuO2 films was determined to be 
80 % O2 flow ratio, based on the criteria of film constituent, resistance, 
deposition rate and purity,.   
The comparison among these four types of SCs revealed that the 
Ni/Rh/Au SCs exhibited superior performance, including a higher SBH, lower 
leakage current, and better thermal stability over those of the others. The 
enhanced performance of the Ni/Rh/Au contacts could be attributed to the 
co-existence of Rh and a moderate amount of Ni.  
It is concluded that Ni/Rh/Au is a promising candidate as the gate 
electrode for high performance SG-HFET fabrication.  
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Chapter 4  
AlGaN/GaN HFETs with Rh-based Gate Electrode 
 
This part of the research work focuses on the realization of high 
performance AlGaN/GaN Schottky gate (SG)-HFETs. From the previous 
investigation on Schottky contacts to n-GaN, we have concluded that the 
Ni/Rh/Au metal stack is a promising candidate and expected to serve well as 
the gate electrode on AlGaN/GaN heterostructure. Thus, this chapter first 
provides an overview on the fabrication and characterization of SG-HFETs, in 
which the conventionally used Ni/Au gate electrode is applied. After that, the 
SG-HFETs using Ni/Rh/Au trilayer stack as the metal gate are elaborated, and 
their DC performance will be characterized and compared with that of the 
reference Ni/Au SG-HFETs. 
 
 
4.1 Fabrication and Characterization of AlGaN/GaN HFETs 
 
4.1.1 AlGaN/GaN HFET Fabrication 
The AlGaN/GaN HFET multilayer structure used in the experiments 
was grown using the MOCVD technique by SVT Associates, Inc.. Fig. 4.1 
illustrates the cross-section schematic of the HFET structure. Firstly, an AlN 
nucleation layer is grown on a (0001) sapphire substrate. It is followed by a 2 
µm unintentionally doped (UID) GaN channel layer. After that, a 20 nm UID 
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AlGaN barrier layer is deposited to prevent the upward movement of free 
electrons to the surface. Finally, a 2 nm UID GaN cap layer is grown to protect 
the underlying AlGaN layers from oxidation. Hall effect measurement reveals 
that the room temperature 2DEG conductivity (ns×µn) of this HFET 
heterostructure is about 1.25 × 1016 (V s)-1 and a sheet resistance of about 316 


















Fig. 4.1: AlGaN/GaN heterostructure used in the experiments. 
 
 
Figure 4.2 shows the main fabrication procedure of our AlGaN/GaN 
HFETs. Three process steps are involved: 1. mesa etching for device isolation, 2. 
ohmic contact (Source/Drain) formation, and 3. Schottky contact (Gate) 
formation. Before each process step, a careful surface cleaning of the samples 
should be performed, as described in Section 3.1. 
2 nm undoped GaN cap layer 
20 nm undoped Al0.23Ga0.77N barrier layer 
 
 
2 µm undoped GaN channel layer 
AlN buffer layer 
Sapphire substrate 
2DEG 
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1. Mesa isolation 
Mesa structures are required to prevent leakage current between 
adjacent devices. Due to the inertness of GaN-based materials to chemical acids, 
dry etching using Cl2/BCl3 plasma by inductively coupled plasma (ICP) was 
employed to form mesa isolations. Based on the heterostructure shown in Fig. 
4.1, we chose a mesa height of 300 nm, which was deep enough into the UID 
GaN channel layer and could act effectively as the current barrier.  
 
2. Ohmic contact for Source/Drain 
In the fabrication of HFETs, we also used the metal scheme of Ti (25 
nm)/Al (200 nm)/Ni (40 nm)/Au (100 nm) to form the source/drain ohmic 
contacts (the same metal scheme used in Chapter 3). Fig. 4.3 shows the I-V 
curves of ohmic contacts annealed at different temperatures in vacuum. It is 
seen that the annealing at 900 °C for 1 min yields the best contact 
characteristics. In addition, the drain current of all the samples after annealing 
exhibits saturation tendency at a high drain bias. Several possible explanations 
for such phenomenon have been reported, but the real mechanism is yet to be 
confirmed. For example, Chigaeva et al. explained this phenomenon using 
electron velocity saturation [Chigaeva 2000]. However, Albrecht et al. 
attributed the current saturation to the appreciable contact resistance, which led 
to partial channel depletion near the source. They also believed that the 
significant self-heating in the device under high drain-to-source bias played an 
important role [Albrecht 1999]. 
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Fig. 4.3: I-V characteristics of source/drain ohmic contacts annealed at different 
temperatures in vacuum. 
 
 
Specific contact resistance (ρc) is defined as the resistance per unit area 
of the thin interfacial layer between the metal and semiconductor substrate. It is 
independent of the contact geometry, and thus is regarded as an important 
parameter to evaluate the ohmic contact quality. In this experiment, we used the 
linear transmission line method (LTLM) to determine ρc of the ohmic contacts 
in our HFET structure. Fig. 4.4 (a) shows the I-V curves of the LTLM patterns 
with different spacings (L), i.e., 5, 10 15, 20, 25 and 30 µm, from which the 
total resistance (Rtot) between successive contacts pads with varying spacing can 
be obtained. The detailed theory on LTLM technique can be found in Appendix 
A. Fig. 4.4 (b) shows the plot of the measured Rtot as a function of the contact 
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spacing and the width of contact pads (Z) is 85 µm. Three parameters can be 
extracted from this figure. The slope leads to the sheet resistance (Rsh), and the 
intercept at L = 0 gives the contact resistance (Rc). The specific contact 
resistance (ρc), can then be derived from Rsh and Rc using the equation of ρc = 
(Rc2×Z2)/Rsh. As seen from Fig. 4.4 (b), Rc and the slope of the line (Rsh/Z) are 
5.6 Ω and 2.97 Ω/µm, respectively. Therefore, ρc of the ohmic contact used in 
this experiment is estimated to be 9×10−6 Ω cm2. 
 
 
Fig. 4.4 (a): I-V curves for LTLM structures with different contact pad 
spacings. 
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Fig. 4.4 (b): Plot of Rtot as a function of gap spacing between contact pads. 
 
  
3.  Schottky contact for Gate 
Schottky contact of the conventionally used Ni/Au (30/80 nm) scheme 
was finally e-beam evaporated after optical lithography. Fig. 4.5 is the SEM 
top-view of a single HFET device. For our mask design layout, the gate 
dimension of the transistor is 10×100 µm2, and the separation between source 
and drain is around 20 µm. In this step, gate finger alignment is critical to the 
successful fabrication of the HFETs and the IR process, as described in Section 
3.1.1, may also be involved.  
It needs to be mentioned that in our experiments, two sets of masks are 
used. One set has the gate dimensions mentioned as above. More device 
structures (e.g., van der Pauw pattern, LTLM structure) are included. Using 
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such masks, more devices with good performance can be fabricated under one 
batch, however at the expense of larger gate dimensions. The other set of masks 
has smaller gate dimensions of 2×45µm2 and spacing between the source and 
drain of 6 µm. 
Similar to the fabrication process for Schottky diodes, prior to the ohmic 
or Schottky contact metal deposition, a surface descum using UV-ozone stripper 
was performed, followed by a dip etch in HCl:DI water (1:10) for 15 s to 









Fig. 4.5: SEM image showing the top-view of the fabricated HFET with the 
gate dimension of 10×100 µm2, and a source/drain spacing of 20 µm. 
 
 
4.1.2 DC Performance of AlGaN/GaN HFETs 
The device DC performance was measured using a HP precision 
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(SMU) in air. Figs. 4.6 (a) and (b) show the typical room temperature (RT) 
output and transfer characteristics of the fabricated reference Ni/Au SG-HFETs. 
As seen, good saturation and pinch-off behavior can be observed. The 
maximum drain current (Imax) of around 384 mA/mm can be obtained at a 
gate-source voltage (Vg) of +1 V. The transistor is completely pinched off when 
Vg is around -5 V. In addition, we can notice that the device shows a decreasing 
drain current as the drain voltage increases within the saturation region. Such 
self-heating effect is mainly caused by the increased semiconductor resistance 
as the temperature rises due to the poor thermal conductivity of the sapphire 
substrate. For the transfer characteristics [see Fig. 4.6 (b)], the maximum 
transconductance (gm,max) is ~98 mS/mm at a gate voltage of about -1.5 V, and 
the device threshold voltage (Vth) is ~-4.8 V. 
It should be pointed out that the device performance of our fabricated 
transistor, such as Imax and gm,max, is among the values that have been reported 
by other researchers. And this mediocre performance is related to a serious of 
factors, such as the epi-wafer structure we used, the device design, device 
fabrication techniques, and the experiment environment, all of which have great 
influence on the device performance.  




Fig. 4.6: Typical DC characteristics of Ni/Au SG-HFETs measured at room 
temperature: (a) output I-V characteristics, and (b) transfer characteristics. 
 
 
Owing to the large bandgap of GaN, devices based on it are suitable for 
(a) 
(b) 
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high-temperature applications. Figs. 4.7 (a) and (b) show the DC performance 
of Ni/Au SG-HFETs operated at elevated temperatures up to 200 oC. 
 
Fig. 4.7: DC performance of Ni/Au SG-HFETs at various operation 
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Obviously, the temperature dependent measurements of the device DC 
characteristics exhibit a degraded performance as the operation temperature 
increases. More specifically, the maximum drain current (Vg = +1 V) of the 
HFETs has decreased by nearly 51.8 % (from 384 to 185 mA/mm) when the 
working temperature increases from 25 to 200 oC, and a decrease of ~46.9 % in 
gm,max (from 98 to 52 mS/mm) can also be observed. The combined effect of 
carrier mobility and saturation velocity, both of which decrease with increased 
temperature, has been cited as reason responsible for the temperature dependent 
performance of these devices [Arulkumaran 2002, Chang 2005]. Recently, 
more and more researchers believe that the carrier mobility is the main 
temperature dependent factor and the degraded DC performance at elevated 
temperatures is attributed to the reduction in mobility of the channel electrons 
[Tan 2006, Donoval 2008]. Moreover, Oxley et al. [Oxley 2006] has reported 
that electron saturation velocity in AlGaN/GaN HFETs is a very weak function 
of ambient temperature. It is worth mentioning that in our experiments, when 
the transistors were cooled to RT, their original characteristics were restored, 
indicating that no permanent degradation had occurred to the devices, at least 
for the time scales used during measurements in our work. 
In conclusion, SG-HFETs with the Ni/Au gate electrode were 
successfully fabricated to serve as the control devices, and the reference 
transistors demonstrated reasonable good DC performance at room temperature. 
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4.2 AlGaN/GaN HFETs with Ni/Rh/Au Gate Electrode 
 
Since the Ni/Rh/Au SCs exhibit superior characteristics over those of 
Ni/Au on n-GaN, it is reasonable to apply this trilayer metal stack to the 
AlGaN/GaN heterostructure as the gate electrode. In this part, SG-HFETs with 
the Ni/Rh/Au metal gate were fabricated and their performance was compared 
to that of the reference Ni/Au transistors, which were fabricated simultaneously 
with identical dimensions and processing techniques. 
The AlGaN/GaN epilayer used here is similar to that shown in Fig. 4.1. 
It consisted of (from the top) GaN (2 nm)/Al0.15Ga0.85N (20 nm)/GaN (1500 
nm)/AlN/sapphire. All the (Al)GaN layers were unintentionally doped. The 
entire device fabrication procedures are the same as those introduced in Section 
4.1.1, except for the gate metal deposition. The gate dimension here was 2×45 
µm2, and the spacing from source to drain was 6 µm. 
Figure 4.8 shows the typical output I-V characteristics of the Ni/Au and 
Ni/Rh/Au gate HFETs. Both devices exhibit good saturation and pinch-off 
behavior. Self-heating effect can be observed for both HFETs. The drain 
current of the Ni/Rh/Au gate HFETs at Vg = +1 V is ~370 mA/mm, which is 
lower than that of the Ni/Au (~420 mA/mm) gate devices. From our previous 
study on Ni/Rh/Au Schottky contacts on n-GaN, we know that the combined 
effects in Ni/Rh/Au contacts, such as the decrease of interfacial defects, 
formation of NiO and limited adverse reaction at metal/semiconductor interface, 
may result in a higher effective SBH of the trilayer SCs compared to that of the 
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Ni/Au contacts. Therefore, the reduction in drain current at the gate bias of +1 
V for the Ni/Rh/Au HFETs is possibly caused by the higher SBH of the trilayer 
contact, which on the other hand, may enable the Ni/Rh/Au HFETs to be 
operated at a higher gate voltage [Miura1 2004]. Our tests have confirmed that 
the maximum gate bias applied to the Ni/Rh/Au SG-HFETs can almost reach 
+1.6 V without noticeable gate leakage. The resultant maximum driving current 
is ~415 mA/mm, comparable to that of the reference transistors. 
 
 
Fig. 4.8: Typical output I-V characteristics for Ni/Au and Ni/Rh/Au gate HFETs 
with gate bias from -4 to 1 V in steps of +1 V.  
 
 
Figure 4.9 shows the comparison of the extrinsic transconductance as a 
function of gate voltage for Ni/Au and Ni/Rh/Au gate devices, drain bias is +12 
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V. We can see a slightly negative shift in Vth for the Ni/Rh/Au HFETs 
compared to the reference Ni/Au devices. This might be related to the 
formation of NiO insulator at the interface, which increases the distance from 
the gate to the 2DEG channel. However, the peak transconductance of the two 
types of HFETs are almost identical, indicating that the formation of NiO phase 




Fig. 4.9: Extrinsic transconductance as a function of gate voltage for Ni/Au and 
Ni/Rh/Au gate HFETs. Drain bias is +12 V. 
 
 
Gate leakage current comparison of the two types of SG-HFETs is given 
in Fig. 4.10. It is seen that over the whole range of the applied voltage, the gate 
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leakage current of the Ni/Rh/Au gate devices is lower than that of Ni/Au. More 
specifically, at the reverse gate voltage of -10 V, the leakage current density of 
Ni/Rh/Au is ~0.0082 mA/mm, 85 % less compared to that of the Ni/Au gate 
device (0.0531 mA/mm). This reduction in the leakage current may result from 








Figure 4.11 shows the off-state drain current comparison of the two 
types of SG-HFETs. The gate is biased at -6 V to fully turn off the conducting 
channel. It is seen that the Ni/Rh/Au gate HFETs yield a lower off-state drain 
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current, by about 1 order of magnitude, relative to the Ni/Au gate HFETs, 
indicating the better turn-off characteristics and higher breakdown voltage of 
the Ni/Rh/Au gate HFETs. 
 




Apart from the excellent DC characteristics, the Ni/Rh/Au gate HFETs 
also exhibit better thermal stability relative to the reference Ni/Au HFETs. In 
this experiment, the thermal stress was carried out at 500 oC in vacuum for 500 
min. The device DC performance was measured at room temperature 
intermittently after the stress temperature ramped down. 
Figure 4.12 depicts the changes in Imax, gm,max and Vth, normalized with 
respect to the corresponding as-deposited values, as a function of thermal 
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treatment duration at 500 oC in vacuum. 
 
 
Fig. 4.12: Changes of Imax, gm,max and Vth as function of thermal treatment 
duration for Ni/Au and Ni/Rh/Au gate HFETs. 
 
 
Clearly, Imax and gm,max of both types of HFETs have decreased after 
thermal treatment for 500 min. It is reported that strain relaxation happens in 
the AlGaN layer after a long-term thermal stress [Lin 2004, Feng 2005], which 
results in the decrease in the 2DEG density (ns) and mobility (µn). Hence, the 
reduction in Imax and gm,max, shown in Fig. 4.12, is suspected to be related to the 
degradation of 2DEG conductivity (ns×µn) after the prolonged time thermal 
stress. Meanwhile, Vth shifts positively, which is related to the decreased 2DEG 
density in the channel layer of the AlGaN/GaN heterostructure. In addition, 
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SIMS depth profile measurements (see Fig. 3.19), performed before and after 
thermal stress at 500 oC, have revealed that diffusion phenomenon happens for 
both metal stacks after long time thermal treatment. It needs to be pointed out 
that, although the SIMS measurements were conducted on GaN, a similar trend 
of the metal diffusion is expected on AlGaN/GaN heterostructure. Therefore, 
the in-diffusion of the metal to the AlGaN/GaN epitaxial layers, thus leading to 
a smaller distance between the metal gate and the channel layer, could be 
another contributing factor that accounts for the positive shift of Vth. 
From Fig. 4.12, we can also see that the performance change for the 
Ni/Rh/Au gate HFETs is less compared to that of the Ni/Au devices. For 
example, Imax of the Ni/Au gate HFETs has dropped by nearly 17.2 % after 
thermal stress for 500 min, while it is lower at only ~7.2 % for the Ni/Rh/Au 
gate HFETs. In addition, for the Ni/Au gate HFETs, gm,max has decreased by 
~7.2 %  and Vth has shifted by 14 %. In the case of the Ni/Rh/Au transistors, 
the decrease in gm,max is again smaller at ~4.5 % and Vth also shifts less by 4.7 
%. All these results suggest the better thermal stability of the Ni/Rh/Au gate 
HFETs than the Ni/Au transistors.  
SIMS measurements, shown in Fig. 3.19 (Section 3.4) have revealed 
that after thermal treatment for 300 min, drastic inter-diffusion of Ni, Au atoms 
with Ga and N atoms occurs in the Ni/Au contacts. However, in the Ni/Rh/Au 
contacts, Rh appears to be stable and serves as a barrier layer, suppressing the 
inter-diffusion of Au with the substrate. Since metal diffusion may cause the 
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decrease in strain energy of AlGaN layer [Lin 2004, Jeon 2006], thus leading to 
the degradation of 2DEG conductivity (ns×µn) at the channel, therefore, the 
larger performance degradation of the Ni/Au HFETs after prolonged time 
thermal treatment, relative to that of the Ni/Rh/Au devices, could be caused by 
the strong in-diffusion of the Ni, Au atoms into the underlying epi-structure. It 
is worth noting that, in the Ni/Rh/Au scheme, the amount of Ni is small (~5 nm 
in thickness). Moreover, the existence of oxygen, introduced by the fabrication 
process, enables the formation of NiO at the interface. As a result, the surplus 
Ni, if there is any, should be low in amount to diffuse and react with the 






In this chapter, functional Ni/Au SG-HFETs were first fabricated and 
characterized. With the good ohmic contact for source/drain and Schottky 
contact for gate, the demonstrated reference Ni/Au gate HFETs exhibited 
reasonable good DC performance. After that, AlGaN/GaN HFETs using 
Ni/Rh/Au as the gate electrode were fabricated and compared to the Ni/Au 
HFETs. Good device performance, including a lower gate leakage current and 
lower off-state drain current, relative to that of the Ni/Au HFETs, was achieved 
for the Ni/Rh/Au devices. In addition, Rh-based transistors exhibited good 
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thermal stability. After thermal stress at 500 oC for a prolonged duration, less 
degradation, in terms of maximum drain current, peak transconductance and 
threshold voltage, occurred compared to the reference Ni/Au HFETs. All these 
results manifest the enhanced performance of the Ni/Rh/Au SG-HFETs over 
that of the reference Ni/Au transistors.  
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Chapter 5  
AlGaN/GaN MIS-HFETs with HfO2-based Gate 
Dielectrics 
 
This part of work is geared towards the realization of high performance 
AlGaN/GaN HFETs by introducing a HfO2-based gate dielectric layer, 
including HfO2 and HfO2/Al2O3, grown by pulsed laser deposition (PLD) 
technique, on the surface of the heterostructure. Firstly, a brief introduction of 
the PLD technique and the corresponding experimental setup are given. This is 
followed by the optimization and characterization of the amorphous HfO2 film 
growth on GaN. After that, the device performance of AlGaN/GaN MIS-HFETs 
with HfO2 gate dielectric will be investigated and compared to the reference 
Ni/Au SG-HFETs. Finally, MIS-HFETs with HfO2/Al2O3 bilayer gate dielectric 
will be elaborated, characterized, and compared with the HfO2 single layer gate 
dielectric transistors.  
 
 
5.1 Pulsed Laser Deposition (PLD) Technique  
 
Pulsed laser deposition (PLD) is based on material ablation using a 
pulsed laser. It is an extremely simple film deposition technique. Fig. 5.1 shows 
a schematic of a typical PLD system. High-power laser pulses are used to 
evaporate matter from a target surface so that the stoichiometry of the material 
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is preserved in the interaction. The strong absorption of the electromagnetic 
radiation by the solid surface leads to rapid evaporation of the target materials. 
The evaporated materials consist of highly excited and ionized species, and they 
form a plasma plume which is ejected normal to the target surface. The plume 
expands away from the target with a strong forward-directed velocity 
distribution of different particles. The ablated species finally condense on the 











Fig. 5.1: Schematics of a typical PLD system. 
 
 
As shown in Fig. 5.1, a PLD system comprises the following basic 
components: 
Plasma plume 
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1. Target and substrate holders housed in a vacuum chamber. The target 
holder should be rotated so as not to drill through the target during the 
ablation. The substrate holder is a stage which can be heated up to desired 
temperatures.  
2. A high power laser is used as an external energy source to produce a laser 
beam to ablate target materials. Focusing of the laser beam is done by a set 
of optical components which guide the laser beam through a quartz window 
into the chamber and then onto the target surface. 
3. A gas flow controller provides the background gas during the process. In 
our cases, high purity O2 is used as the reaction gas during the HfO2 and 
Al2O3 films deposition. 
Compared to other film deposition techniques, such as sputtering, 
e-beam evaporation, and ALD, PLD technique has the advantages of providing 
experimental simplicity, flexibility, and low cost accompanied by the possibility 
of maintaining the target stoichiometry. Moreover, with the aid of energetic 
oxygen plasma created by the pulsed laser, dense films with physical properties 
approaching those of the corresponding bulk materials can be obtained [Ratzke 
2005, Hullavarad 2007]. 
 
 
5.2 HfO2 Film Growth by PLD 
  
Polycrystalline materials may present issues of structural anisotropy and 
Chapter 5                             AlGaN/GaN MIS-HFETs with HfO2-based gate dielectrics                
 118
large leakage current through grain boundaries [Ezhilvalavan 1998], and 
thereby pose thermal stability concerns for transistors. Consequently, in our 
work, amorphous HfO2 films were desired and grown to serve as the insulating 
gate dielectric layer in the AlGaN/GaN MIS-HFETs. 
 
5.2.1 Amorphous HfO2 Film Growth on GaN 
The target used for HfO2 preparation was a sintered HfO2 pallet (purity 
= 99.95 %, diameter = 1 inch). A KrF excimer laser (248 nm in wavelength, 20 
ns in pulse width), running at 10 Hz with an average energy density of around 2 
J/cm2 was used as the ablation source. The distance between the substrate and 
target was fixed at 4 cm. Before substrate loading, the GaN samples were 
ultrasonically cleaned in acetone, followed by 2-propanol and rinsed in 
de-ionized (DI) water. After that, the degreased samples were immersed in a 
boiling acid mixture of HCl: DI water (1:1) for 10 min, followed by a final DI 
water rinse. The cleansed substrates were subsequently mounted onto the holder 
using silver glue and loaded into the PLD chamber. Prior to filling the 
deposition chamber with high purity oxygen, it was evacuated to a base 
pressure of about 10−6 Torr. Then the substrate holder was heated to the desired 
temperature. During laser ablation, the HfO2 target was rotated to ensure a 
homogeneous composition and avoid target drilling.  
Next, the optimum conditions for amorphous HfO2 growth were 
determined. Specifically, the effects of the two critical deposition parameters in 
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the PLD process, namely the substrate temperature (Ts) and oxygen partial 
pressure (Po) in the chamber, on the film quality were investigated. 
Figure 5.2 shows XRD spectra of the HfO2 films deposited at different 
substrate temperatures on GaN and the inset illustrates the surface root-mean 
square roughness of the corresponding HfO2 films measured by atomic force 
microscope (AFM). It is seen that the peak corresponding to the (-111) plane of 
monoclinic HfO2 starts to appear when the substrate temperature is 150 oC, 
while at Ts of 100 oC or below, the deposited films do not show any obvious 
diffraction peak, indicative of the amorphous state of PLD-grown HfO2 films. 
As seen from the inset in Fig. 5.2, the smoothest films can be obtained when Ts 
is 50 oC. When the substrate temperature increases, the grown HfO2 films 
exhibit a rougher surface, which may be related to the increased number of 
highly oriented particles in the films. On the other hand, when the films are 
deposited at RT, the decreased packing density and increased number of voids 
in the as-grown HfO2 films may have led to a larger surface roughness value. 
Hence, the optimized substrate temperature of growing HfO2 films by PLD is 
confined at Ts = 50 °C. 




Fig. 5.2: XRD spectra of HfO2 films deposited at different substrate 
temperatures. The oxygen partial pressure was fixed at 100 mTorr. Inset shows 
the surface roughness value of the corresponding HfO2 films. 
 
 
The oxygen partial pressure Po in the chamber is another important 
parameter to be determined. Fig. 5.3 shows the XRD spectra of the HfO2 films 
grown at Po = 5, 50, 100 and 150 mTorr. The Ts was fixed at 50 oC. As seen, all 
the films exhibit no diffraction peaks, suggesting the amorphous state. However, 
a different surface roughness of the films can be obtained, as shown in the inset 
of Fig. 5.3. With increasing Po, the surface roughness becomes larger. This is 
because the larger chamber pressure may compress the plasma plume into a 
smaller volume, which contains a higher density of particles; meanwhile, these 
particles possess various sizes, possibly from a few nanometers to several 
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microns, thus resulting in a rougher surface for the grown films [Liu2 2007]. 
Besides the surface roughness, the film stoichiometry is also greatly affected by 
the oxygen partial pressure. In order to check the atomic ratio in the films, Ex 
situ XPS measurement was carried out. The quantitative measurement results 
show that the HfO2 films prepared at Po = 50 mTorr have an O: Hf ratio of 
~1.72, while those deposited at Po = 100 mTorr yield the O: Hf ratio of ~1.96, 
indicating the good film stoichiometry.  
 
 
Fig. 5.3: XRD spectra of HfO2 films deposited at oxygen partial pressure of 5, 
50, 100, and 150 mTorr. The substrate temperature was fixed at 50 oC. Inset 
shows the surface roughness value of the corresponding HfO2 films. 
 
 
Considering all the above factors, the amorphous HfO2 films with a 
relatively small surface roughness and good film stoichiometry were grown at 
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50 oC, 100 mTorr in O2 ambient in this experiment. 
 
5.2.2 Characterization of PLD-grown HfO2 Films  
Figure 5.4 illustrates the SIMS depth profile of the as-grown HfO2 films 
on the GaN substrate. It is seen that the compositions of Hf and O atoms are 
uniform throughout the films without any abnormal peak, suggesting good 
quality and uniformity of the as-deposited PLD-grown amorphous HfO2 films. 
 
 
Fig. 5.4: SIMS depth profile of the as-deposited HfO2 films grown by PLD at 
50 oC, 100 mTorr in O2 ambient on the GaN substrate. 
 
 
XPS measurements were carried out to investigate the composition and 
chemical structure of the grown HfO2 films. All the spectra were calibrated 
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against adventitious C 1s peaks (285 eV). Fig. 5.5 shows the XPS data of the Hf 
4f and O 1s core levels for the as-deposited PLD-grown HfO2 films. The two 
typical peaks: Hf 4f7/2 (16.9 eV) and Hf5/2 (18.5 eV) for HfO2 can be observed, 
and the measured binding energy (BE) value for O 1s is found to be 530.4 eV. 
The binding energies agree well with the standard reference values [Sarma 
1980]. In addition, as mentioned previously, the quantitative XPS 
measurements reveal the O: Hf atomic ratio to be 1.96. All these confirm the 
good quality of the HfO2 films grown by the PLD technique in our experiments.  
 
 
Fig. 5.5: XPS spectra of (a) Hf 4f and (b) O 1s core levels for the as-deposited 
PLD-grown HfO2 films. 
 
 
The band alignment at the interface of a heterostructure is of significant 
interest because it defines the carrier transport across the heterointerface. Here, 
we use also the XPS technique [Tamotsu 2003] to determine the band offset of 
the HfO2/GaN heterostructure. Fig. 5.6 (a) shows the XPS valence band spectra 
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of the GaN surface before and after passivation by HfO2. A clear change 
happens in the spectrum due to the existence of HfO2 layer. Based on the energy 
difference between the leading edges of the valence band spectra, the valence 
band offset (∆Ev) is estimated to be 0.51 eV. Given that the bandgaps of HfO2 
and GaN are 5.6 eV [Chiou 2007] and 3.39 eV [Gila 2006], respectively, the 
conduction band offset (∆Ec) can be estimated to be 1.7 eV for our HfO2/GaN 
heterostructure. It is close to that of HfO2 films prepared by reactive sputtering 
[Liu2 2006], which was reported to be 1.71 eV. The band alignment of 
HfO2/GaN heterostructure is shown in Fig. 5.6 (b). Such a band structure with 
high ∆Ec is desirable for the gate dielectric to effectively suppress the gate 
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Fig. 5.6: (a) XPS valence band spectra of the GaN surface before and after 
deposition of HfO2. (b) Band alignment at the HfO2/GaN interface. 
 
 
C-V measurements, as shown in Fig. 5.7, were conducted for the 
HfO2/GaN MIS-diode (gate area is 7850 µm2; HfO2 thickness is ~250 nm) 
under various frequencies at RT. A clear gate modulation from accumulation to 
depletion is observed. There is little dispersion in the accumulation regime, 
implying the stable property of HfO2 films. From the accumulated capacitance 





Aεε                             (5.1) 
where εo is the permittivity of vacuum, ti is the oxide thickness, and A is the gate 
area of the diode. The evaluated dielectric constant of PLD-grown HfO2 is ~20, 
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which is typical and among the reported values [Liu2 2006, Hullavarad 2007, 
Tokranov 2007]. It needs to be pointed out that in Fig. 5.7, deep depletion is 
seen instead of inversion in negative bias, and this is typical for the wide 
bandgap semiconductor MIS structures because of the slow generation rate of 
the minority carriers at RT [Casey 1996].  
 
 
Fig. 5.7: C-V curves of the HfO2/GaN MIS-diode under various measurement 
frequencies. Inset shows the bidirectional C-V plot measured at 100 kHz. 
 
 
The effective oxide charge density Neff can be calculated using the 
expression:  
=effN Aq
VC msi )( ∆−φ                                    (5.2) 
whereφ ms is the difference in work function between the metal and 
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semiconductor, ∆V is the flat-band shift determined from the CFB/Ci versus V 












Aεε                          (5.4) 
where CFBS is the capacitance of the n-GaN surface under the flat-band 
condition, LD is the extrinsic Debye length, LD=(εGaNεo kT/e2Nd)1/2, εGaN is the 
dielectric constant of GaN, k is the Boltzmann’s constant, T is the absolute 
temperature, e is the electronic charge, and Nd is the substrate doping 
concentration. Using equations (5.1), (5.3) and (5.4), CFB/Ci is determined to be 
0.95, thus yielding ∆V of 2.8 eV, which gives the estimated effective oxide 
charge density of ~8.9×1011 cm-2. This value is comparable to that of the 
sputtered HfO2 on GaN (8.7×1011 cm-2) [Liu1 2007], which again confirms the 
good quality of PLD-grown HfO2 films. 
In summary, the amorphous HfO2 films with good uniformity and a 
large dielectric constant, have been grown by the PLD technique in our 
experiments. The good interface characteristics of the HfO2/GaN hetrostructure, 
such as a large conduction band offset of 1.7 eV and a low effective oxide 
charge density of ~8.9×1011 cm-2, enable our PLD-grown HfO2 films to be a 
suitable gate dielectric in AlGaN/GaN MIS-HFETs.  
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5.3 AlGaN/GaN MIS-HFETs with HfO2 Gate Dielectric 
 
Based on the successful preparation of HfO2 on GaN template and the 
resultant excellent bulk and interface characteristics of the HfO2/GaN 
heterostructure, AlGaN/GaN MIS-HFETs with a PLD-grown HfO2 gate 
dielectric were fabricated. The device performance, including the room/elevated 
temperature DC behavior and thermal stability, was carefully investigated and 
compared to that of the reference Ni/Au SG-HFETs, which were fabricated 
simultaneously with the same dimensions and processing techniques. 
Figure 5.8 shows the cross-section schematic diagram of the fabricated 
HfO2 passivated MIS-HFETs. Similar to the fabrication procedures of 
SG-HFETs (described in Chapter 4), the making of the HfO2 MIS-HFETs 
started with the mesa isolation etching using Cl2/BCl3 plasma by ICP, then the 
source/drain ohmic metal stacks were deposited by e-beam evaporation, 
followed by a RTA treatment at 900 oC for 1 min. Subsequently, the HfO2 layer 
of ~20 nm in thickness was deposited in the region between the source and 
drain by PLD. The film thickness was estimated by measuring the thickness of 
the reference samples, which were grown under the same conditions, using an 
AFM. After that, the HfO2 films were annealed at 300 oC for 10 min in N2 to 
improve the dielectric quality. The annealing temperature of 300 oC is not high 
enough to cause polycrystallization of the HfO2 films. Hall effect measurement 
revealed that this thermal treatment helped improve the AlGaN/GaN 
heterostructure 2DEG conductivity (ns×µn) by ~2.3 % [from 1.28×1016 (V·s)-1 
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for the as-deposited film to 1.31×1016 (V·s)-1]. Finally, the e-beam evaporated 
Ni/Au (30/80 nm) gate electrode with a dimension of 10×100 µm2 was defined 

















Before the device characterization, RT Hall effect measurements using 
van der Pauw contacts were performed on the HfO2 passivated and 
unpassivated AlGaN/GaN heterostructure. Table 5.1 summarizes the measured 
Hall data. It is seen that the 2DEG conductivity (ns×µn) of the unpassivated 
heterostructure is 1.25×1016 (V·s)-1. After passivation by the HfO2 films, this 
value increases by ~4.8 % to 1.31×1016 (V·s)-1. The improved property is 
2 nm undoped GaN capping layer 
20 nm undoped Al0.23Ga0.77N barrier layer 
 
 
2 µm undoped GaN layer 
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presumably attributed to the surface passivation effect which reduces the 
electron trapping caused by surface states [Green 2000, Shearly 2003, 
Arulkumaran 2004, Marso 2006]. As a result, the sheet resistivity of the HfO2 
passivated heterostructure has decreased by ~3.2 % compared to that of the 
unpassivated AlGaN/GaN structure. All these suggest that PLD is a suitable 
technique to grow good quality HfO2 passivation layer for GaN-based devices. 
On the other hand, the improved characteristics of the HfO2 passivated 
heterostructure may point to the enhanced electrical performance of the HfO2 
MIS-HFETs expected over that of the unpassivated SG-HFETs. 
 
Table 5.1: RT Hall measurement data (ns: sheet carrier concentration; µn: carrier 
mobility; Rs: sheet resistivity) obtained from the HfO2 passivated and 
unpassivated AlGaN/GaN heterostructure. 
AlGaN/GaN 
heterostructure ns×µn (10
16/ V·s) Rs (Ω/square) 
Unpassivated 1.25 316 
HfO2 passivated 1.31 306 
Comparison increase by ~4.8 % decrease by ~3.2 % 
 
 
Figure 5.9 shows the typical output characteristics of the HfO2 
MIS-HFETs. For easy comparison, the I-V curves of the SG-HFETs are also 
included. As seen, self-heating effect, caused by the poor thermal conductivity 
of the sapphire substrate, can be observed for both types of transistors. HfO2 
MIS-HFETs exhibit good saturation and pinch-off properties without any 
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abnormity. It needs to be mentioned that for some MIS-HFETs, such as the 
PECVD-grown SiO2 passivated MIS-HFETs [Khan 2000], kink effect could be 
observed in their I-V curves. This abnormity was reported to be related to the 
bulk traps in the PECVD-grown dielectrics or interface traps in the insulating 
films. Therefore, the well-behaved I-V curves, as shown in Fig. 5.9, suggest the 
good quality of PLD-grown HfO2 films [Ye 2005]. For SG-HFETs, the gate 
voltage can be biased up to +1 V without noticeable gate leakage. However, for 
the HfO2 MIS-HFETs, the gate can be biased up to +3 V. As a result, a larger 
Imax by ~31.5 % can be achieved for the latter. 
 
 
Fig. 5.9: Typical output characteristics of the HfO2 MIS-HFETs and SG-HFETs. 
The gate voltage is biased from -5 to +3 V for the HfO2 MIS-HFETs and -5 to 
+1 V for the SG-HFETs, in steps of +1 V. 
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Figure 5.10 shows the transconductance and gate leakage current 
comparison of the two types of transistors. Owing to the presence of the HfO2 
gate dielectric, which increases the separation between the gate and the 2DEG 
channel, HfO2 MIS-HFETs show a slightly lower gm,max and negative shift in 
Vth relative to those of SG-HFETs. However, owing to the high-k property of 
HfO2, the decrease in gm,max (~8 %) is much smaller than that of MIS-HFETs 
using other low-k dielectrics, such as SiO2 (27.2 %) [Khan 2000], Si3N4 (35.7 
%) [Ochiai 2003], and Al2O3 (20 %) [Ye 2005]. The gate voltage swing (GVS), 
defined as the range of voltage for 10 % drop from gm,max, increases by 8.5 % 
from 2.95 V for the SG-HFETs to 3.2 V for the HfO2 MIS-HFETs, indicative of 
a better linear behavior, from which a smaller intermodulation distortion, a 
smaller phase noise and a larger dynamic range could be expected, thus making 
HfO2 MIS-HFETs more desirable for practical amplifier applications [Khan 
2000]. Besides, it is observed in Fig. 5.10, that HfO2 MIS-HFETs exhibit a 
lower gate leakage current, Ig, by more than two orders of magnitude, compared 
to that of the SG-HFETs, suggesting a higher breakdown voltage for the former. 
The low gate leakage of the HfO2 MIS-HFETs could be ascribed to the large 
conduction band offsets of the HfO2/GaN heterostructure, as well as the good 
quality of PLD-grown HfO2 dielectric. 
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Fig. 5.10: Transconductance and gate leakage current comparison of the HfO2 
MIS-HFETs and SG-HFETs. Drain voltage is biased at +6 V. 
 
 
Figure 5.11 shows the Imax and gm,max, normalized with respect to the 
corresponding RT values, as a function of working temperature. It is seen that 
both HfO2 MIS-HFETs and SG-HFETs show degraded performance with 
increasing working temperature. This is mainly related to the reduced electron 
mobility in the channel layer at elevated temperatures, as discussed in Chapter 4. 
It is worth noticing that the degradation rate for the HfO2 MIS-HFETs is 
slightly lower than that of SG-HFETs. For example, when the operation 
temperature is 200 oC, the drops in Imax and gm,max are 47 % and 46 %, 
respectively for the HfO2 MIS-HFETs, whereas they are 53 % and 48 %, 
respectively for the SG-HFETs. The smaller degradation rate of the HfO2 
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MIS-HFETs indicates their lower temperature sensitivity, which is a beneficial 
property for device operation at high temperatures. The inset in Fig. 5.11 
presents the temperature dependent gate leakage current evolution of the HfO2 
MIS-HFETs. The gate leakage at RT of the unpassivated devices is also 
included as a baseline. It is seen that as the working temperature increases, the 
gate leakage of the HfO2 MIS-HFETs increases due to the trap assisted 
tunneling and thermionic activated tunneling [Khan 2003]. However, even at 
200 oC, the gate leakage of HfO2 MIS-HFETs remains lower by ~37 % than that 
of the SG-HFETs. All these suggest the superiority of PLD-grown HfO2 
MIS-HFETs over the reference SG-HFETs for operation at elevated 
temperatures. 
 
Fig. 5.11: Variation of Imax and gm,max as a function of working temperature for 
the HfO2 MIS-HFETs and SG-HFETs. Inset shows the Ig evolution of the HfO2 
MIS-HFETs as a function of temperature and the baseline Ig for the reference 
SG-HFETs at RT. 
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In brief, the good quality of the PLD-grown HfO2 enables its good 
passivation effect on AlGaN/GaN heterostructure. As a result, the fabricated 
HfO2 MIS-HFETs exhibit much better performance over the reference 




5.4 AlGaN/GaN MIS-HFETs with HfO2/Al2O3 Bilayer Gate 
Dielectric 
 
As it is well known, the main disadvantage of HfO2 is its relatively low 
polycrystallization temperature (~500 oC), which may result in the increased 
grain boundary leakage and thereby pose thermal stability concerns for the 
HfO2 MIS-HFETs. In order to compensate for this shortcoming, an interfacial 
Al2O3 layer is incorporated into HfO2, thus forming HfO2/Al2O3 bilayer gate 
dielectric MIS-HFETs to reap the collective advantages of HfO2 (high-k of ~20) 
and Al2O3 (larger bandgap of 8.8 eV, remain amorphous up to 1000 oC). In this 
section, the characteristics of the HfO2/Al2O3 bilayer insulator and the 
performance of the corresponding bilayer gate dielectric MIS-HFETs were 
investigated and compared to those of the HfO2 counterparts.  
 
5.4.1 Physical Characteristics of PLD-grown Al2O3 Films 
Before fabricating the HfO2/Al2O3 bilayer dielectric, the quality of the 
Chapter 5                             AlGaN/GaN MIS-HFETs with HfO2-based gate dielectrics                
 136 
grown Al2O3 films was first examined by XPS and XRD measurements. In this 
experiment, our Al2O3 films were deposited under the same conditions as that 
of the HfO2 films by PLD technique. 
Figures 5.12 (a) and (b) depict the XPS spectra of the Al 2p and O 1s 
core levels, respectively for the as-deposited PLD-grown Al2O3 films. As seen, 
the Al 2p and O 1s peaks of the sample center at 74.5 and 531.1 eV, respectively, 
corresponding well to the binding energies of Al 2p and O 1s state in Al-O bond 
[Mullins 1988]. The symmetric XPS peaks without any shoulders imply that the 
formed oxides are of good composite purity. In addition, the quantitative 
measurements reveal that the O: Al atomic ratio is ~1.55, suggesting an 




Fig. 5.12: XPS spectra of (a) Al 2p and (b) O 1s core levels for the as-deposited 
Al2O3 films grown by PLD on GaN substrate. 
 
 
Figure 5.13 shows the XRD spectra of the PLD-grown Al2O3 films (50 
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nm in thickness) before and after being thermally treated at different 
temperatures. Obviously, no diffraction peak is observed even after the films 
are thermally treated up to 900 oC, confirming the stable amorphous property of 
our PLD-grown Al2O3 films. It should be noted that in Fig. 5.13, the diffraction 
peak of GaN (002) is not pronounced. This is because during measurement, we 
tried to avoid scanning the corresponding degrees so as to minimize the strong 
diffraction from the GaN substrate, which might otherwise damage the XRD 
detector. 
All the above observations verify the acceptable quality of the prepared 
amorphous Al2O3 films. 
   
 
Fig. 5.13: XRD spectra of the Al2O3 films on GaN before and after thermal 
treatment. 
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5.4.2 Characterization of HfO2/Al2O3 Bilayer Dielectric 
After the PLD growth of HfO2/Al2O3 (~10/~10 nm) bilayer insulators, 
the dielectrics were given a post deposition annealing (PDA) to improve the 
dielectric quality. Zhu et. al. [Zhu 2002] have reported that with the 
incorporation of Al into HfO2, thus forming Hf-Al-O, the composite exhibited 
an increased crystallization temperature and enlarged bandgap. According to 
Nishimura et. al., such intermixing reaction of HfO2 and Al2O3 occurred around 
600 oC [Nishimura 2004]. Therefore, in our work, the deposited bilayer films 
were annealed at 600 oC for 10 min in N2 to induce the inclusion of Al atoms 
into HfO2. 
Figures 5.14 (a) and (b) show the XPS spectra of Hf 4f and Al 2p core 
levels, respectively, for the HfO2/Al2O3 bilayer dielectric films. After annealing 
at 600 oC, the peak position of Hf 4f shifts to a higher binding energy compared 
to that of the as-deposited films, indicating the intermixing of HfO2 and Al2O3. 
The higher binding energy shifts are caused by the lower electronegativity of Hf 
(1.23) relative to that of Al (1.47) [Nishimura 2004]. In the case of Al 2p 
spectra, the binding energy for the samples annealed at 600 oC shifts to the 
lower binding energy, again confirming the occurrence of interaction between 
Hf and Al atoms in the bilayer dielectric. 
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Fig 5.14: XPS spectra of (a) Hf 4f and (b) Al 2p core levels for the HfO2/Al2O3 
bilayer dielectric before and after annealing at 600 oC for 10 min in N2. 
 
 
Next, the crystallization of the HfO2/Al2O3 bilayer films before and after 
thermal treatment was examined by XRD measurements. For good comparison, 
the XRD spectra of pure HfO2 films thermally treated at various temperatures 
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are also illustrated, as shown in Fig. 5.15 and Fig. 5.16. 
 
Fig. 5.15: XRD spectra of the HfO2 films before and after thermal treatment. 
 
Fig. 5.16: XRD spectra of the HfO2/Al2O3 films before and after thermal 
treatment. 
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From Fig. 5.15, it is seen that the as-deposited HfO2 films are 
amorphous. After thermal treatment at 300 oC in N2 for 10 min, no obvious 
diffraction peak is observed except for a small hump (the circled region), 
located between the degrees of 27 to 38 o, which might be caused by the highly 
oriented particles in the films. Therefore, the annealed HfO2 can be regarded as 
an amorphous film with the inclusion of partial polycrystalline particles [Ding 
2008]. When the annealing temperature increases up to 500 oC, a clear peak 
corresponding to the (111) plan of monoclinic HfO2 appears, indicating the 
formation of polycrystalline monoclinic structure. However, for the HfO2/Al2O3 
bilayer films, as shown in Fig.5.16, even after they are thermally treated up to 
600 oC (or 900 oC), no diffraction peak is found in the XRD plot, suggesting an 
enhanced thermal stability of HfO2/Al2O3 compared to that of HfO2. 
Interface roughness of dielectric/GaN is another important parameter, 
which may affect the performance of MIS-HFETs. Ren et al. [Ren 1998] 
reported that a small roughness at the interface could not only prevent localized 
high breakdown fields, but also provide a high carrier mobility and a low 
interface charge density. In this experiment, X-ray reflectivity (XRR) was 
performed to study the interface roughness of the dielectric/GaN structure. Figs 
5.17 (a) and (b) show the XRR curves for the annealed HfO2/GaN and 
Al2O3/GaN heterostructures. From the fringe pattern, the interfacial roughness 
value of 1.2 and 0.5 nm were determined, after model fitting, for the HfO2/GaN 
and Al2O3/GaN interface, respectively. The relatively rough interface of the 
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former is believed to be related to the existence of partial polycrystalline 
particles in the HfO2 films, as suggested from the XRD measurement results 
(see Fig. 5.15). 
  
 
Fig. 5.17: XRR curves for the (a) HfO2/GaN (thermally treated at 300 oC) and 
(b) Al2O3/GaN (thermally treated at 600 oC) heterostructures. 
 
 
RT Hall effect measurements on AlGaN/GaN have revealed that after 
adding the HfO2/Al2O3 bilayer passivation layer, the 2DEG conductivity (ns×µn) 
of the heterostructure increases by ~3.8 % [to 1.36×1016 (V·s)-1] with respect to 
the HfO2 passivated structure. As a result, the sheet resistivity decreases by 2.6 
%. Table 5.2 summarizes the measured Hall data for comparison. The enhanced 
passivation effect of the HfO2/Al2O3 bilayer over the HfO2 single layer implies 
a better electrical performance expected for the HfO2/Al2O3 MIS-HFETs. 
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Table 5.2: RT Hall measurement data (ns: sheet carrier concentration; µn: carrier 
mobility; Rs: sheet resistivity) obtained from the HfO2/Al2O3 and HfO2 
passivated AlGaN/GaN heterostructure. 
AlGaN/GaN 
heterostructure ns×µn (10
16/ V·s) Rs (Ω/square) 
HfO2 passivated 1.31 306 
HfO2/Al2O3 passivated 1.36 298 
comparison increased by 3.8 % decreased by 2.6 % 
 
 
5.4.3 Device Performance of MIS-HFETs with HfO2/Al2O3 Gate Dielectric 
The fabrication procedures of the HfO2/Al2O3 bilayer gate dielectric 
MIS-HFETs were the same as that of the HfO2 single layer passivated 
transistors, except for the HfO2/Al2O3 (~10/~10 nm) bilayer dielectric 
deposition. Besides, the PDA temperature was increased to 600 oC (it was 300 
oC for the HfO2 dielectric) for 10 min in N2 to improve the dielectric quality. 
This has been confirmed by Hall effect measurements, which revealed an 
enhanced 2DEG conductivity (ns×µn) of ~2.26 % from 1.33×1016 (V·s)-1 for the 
as-deposited films to 1.36×1016 (V·s)-1 for the annealed ones.  
Figure 5.18 shows the C-V curve measured at 100 kHz for the 
HfO2/Al2O3 gate dielectric MIS-HFETs. During the measurements, the source 
and drain electrodes of the fabricated HFETs were externally connected. As 
seen, the HfO2/Al2O3 MIS-HFETs exhibit clear gate modulation from 
accumulation to depletion. Small charge-injection type hysteresis window may 
point to the good quality of the HfO2/Al2O3 bilayer films [Yue 2008]. At 2DEG 
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accumulation, the total capacitance can be expressed as 1/Ctot =1/Cdielectric + 
1/CHFET. The estimated CHFET is 3.5 pF (εGaN = 8.5, εAl0.23Ga0.77N = 8.81). From 
the measured value of Ctot, 2.1 pF for the HfO2/Al2O3 MIS-HFETs, the 
capacitance of the bilayer dielectric can be calculated to be 5.3 pF. Thus, the 
effective dielectric constant for the bilayer HfO2/Al2O3 film is estimated to be 
~12, a value intermediate to that of pure Al2O3 films of ~9 and pure HfO2 films 
of ~20. Compared to the dielectric constant of Hf-Al-O films (16.6) [Zhu 2005], 
the value of our bilayer structure is lower, which is suspected to be caused by 
the incomplete interaction between HfO2 and Al2O3. Coupled with the XPS 
results shown in Fig. 5.14, which has confirmed the interaction between HfO2 
and Al2O3, we suggest that there is only partial interaction between Al2O3 with 
HfO2 in the bilayer films to form Hf-Al-O structure, while the remaining Al2O3 
is intact. The effect of the two series capacitances, i.e., Hf-Al-O and Al2O3 
layers, results in the smaller effective dielectric constant. In addition, from the 
inset of Fig. 5.18, a sharper transition from depletion to accumulation is 
observed for the C-V curve of HfO2/Al2O3, relative to that of HfO2. Since the 
C-V curve would be inevitably stretched-out along the DC voltage axis if a 
high-density of interface states exists at dielectric/HFET interface [Ye 2005], 
therefore, the steeper curve of the former implies better interfacial property of 
the HfO2/Al2O3 bilayer films with the underlying HFET structure compared to 
that of the HfO2/heterostructure. 
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Fig. 5.18: High frequency (100 kHz) C-V curve of the HfO2/Al2O3 gate 
dielectric MIS-HFETs in a loop measurement. Inset shows the C-V curves 
obtained from HfO2 and HfO2/Al2O3 passivated transistors.  
 
 
Figure 5.19 compares the typical output characteristics of the HfO2 and 
HfO2/Al2O3 MIS-HFETs. Both types of MIS-HFETs exhibit good saturation 
and pinch-off properties without any abnormal kink effect. As seen, the gate 
voltage of HfO2 MIS-HFETs can be biased up to +3 V without a noticeable gate 
leakage, while for the bilayer transistors, a larger gate voltage of +4 V can be 
applied. As a result, a larger Imax by ~8.5 % can be achieved for the latter. It is 
worth noticing that even at the same gate voltage of +3 V, the maximum 
operative gate voltage for the HfO2 MIS-HFETs, the HfO2/Al2O3 MIS-HFETs 
also exhibit a higher drain current by ~3 % than that of the HfO2 MIS-HFETs. 
This may be attributed to the better interfacial quality of Al2O3/epi-wafer than 
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HfO2/epi-wafer, as suggested from the C-V measurements (see Fig. 5.18). The 
reduction of surface defects caused by the better Al2O3/GaN interface, 
compared to HfO2/GaN, could lead to an increase of 2DEG conductivity, 
thereby an enhancement of the drain current. In addition, the values of 
on-resistance (Ron), extracted from the linear region of the I-V curves (Vg = 0 V) 
are estimated to be 10.3 and 9.8 Ω-mm, respectively for the HfO2 and 
HfO2/Al2O3 MIS-HFETs. The smaller Ron of the latter corresponds well to its 
larger 2DEG conductivity, as indicated by Hall effect measurements. The 
reduced Ron of the HfO2/Al2O3 MIS-HFETs makes them more attractive for 
power switching application [Nomura 2006]. 
 
Fig. 5.19: Typical I-V characteristics of the HfO2 and HfO2/Al2O3 MIS-HFETs. 
The gate voltage is biased from -6 to +3 V, and -6 to +4 V for the HfO2 and 
HfO2/Al2O3 MIS-HFETs, respectively, in steps of +1 V. 
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Figure 5.20 shows the transfer characteristics of the two types of 
MIS-HFETs. Owing to the smaller effective dielectric constant of HfO2/Al2O3 
(~12) relative to that of HfO2 (~20), a smaller gm,max by ~5.7 % and a negative 
shift of ~0.3 V in Vth for the bilayer MIS-HFETs are observed. Despite this 
shortcoming, more advantages may be achieved. For example, the GVS is 3.4 V 
for the bilayer HfO2/Al2O3 MIS-HFETs, which is larger by ~6.3 % than that of 
HfO2 transistors (3.2 V), making the HfO2/Al2O3 MIS-HFETs more desirable 
for practical amplifier applications. In addition, the HfO2/Al2O3 MIS-HFETs 
yield a lower off-state drain current than that of the HfO2 passivated devices, 
implying a higher breakdown voltage for the bilayer MIS-HFETs.  
 
 
Fig. 5.20: Transfer characteristics of HfO2 and HfO2/Al2O3 gate dielectric 
MIS-HFETs. The measurements were conducted at 6 V drain-to-source bias. 
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Gate leakage currents of the two types of MIS-HFETs are illustrated in 
Fig. 5.21. For comparison, the gate leakage of SG-HFETs is also included as a 
baseline. Both MIS-HFETs exhibit a lower gate leakage than that of the 
SG-HFETs, indicative of a higher breakdown voltage for the MIS transistors. 
More specifically, when Vg = -5 V, the leakage current for the SG-HFETs, HfO2 
and HfO2/Al2O3 MIS-HFETs are 2.3×10-1, 3.0×10-3 and 3.8×10-4 mA/mm, 
respectively. Clearly, HfO2/Al2O3 MIS-HFETs exhibit the lowest leakage, 
which is on the one hand due to the larger conduction band offset between 
Al2O3 and the substrate (~2.6 eV) [Maeda 2007] compared to that of HfO2 
(~1.7 eV) [estimated in this work], and on the other hand related to the better 
interfacial quality of Al2O3/substrate [Wang1 2006].   
 
 
Fig. 5.21: Gate leakage current comparison for HfO2/Al2O3, HfO2 gate 
dielectric MIS-HFETs and unpassivated SG-HFETs. 
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Figure 5.22 depicts the performance (Imax, gm,max and Ig) of the two types 
of MIS-HFETs as a function of the operation temperature, normalized with 
respect to the corresponding RT values. Like the HfO2 MIS-HFETs (see 
Fig.5.11), the HfO2/Al2O3 passivated transistors also show degraded 
performance with increasing working temperature, such as reduced Imax, gm,max 
and increased Ig. Moreover, they exhibit a similar temperature degradation rate 
in Imax and gm,max, which is believed to be mainly caused by the reduced electron 
mobility in the channel layer [Tan 2006]. On the other hand, the bilayer gate 
dielectric transistors exhibit a smaller temperature degradation rate in Ig, 
relative to that of the HfO2 devices. We suspect this may be related to the 
improved interfacial quality of the bilayer dielectric with the substrate. It is 
noted that even at 200 oC, the DC performance of HfO2/Al2O3 bilayer 
MIS-HFETs remains better, including larger Imax and gm,max, and smaller Ig, than 
those of the HfO2 single layer MIS-HFETs, indicating the promise of the 
former for high-temperature operation. Lastly, it is worth mentioning that after 
cooling from 200 oC to RT, the original DC performance for both types of 
transistors is nearly restored, suggesting no permanent degradation occurs for 
the MIS-HFETs after a short-term thermal stress up to 200 oC. 
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Fig. 5.22: Performance of the HfO2 and HfO2/Al2O3 MIS-HFETs at various 
operation temperatures, normalized with respect to the corresponding RT values. 
Imax was measured at the gate voltage of +3 and +4 V for the HfO2 and 
HfO2/Al2O3 MIS-HFETs, respectively. 
 
 
Next, we looked into the thermal stability of the two types of 
MIS-HFETS. Since normally Si devices do not work well at temperature above 
300 oC [McCluskey 1997], while GaN-based devices have a niche of working 
at high temperatures, accordingly, in this work, elevated temperature thermal 
stress (at 400 and 500 oC) was applied to the two types of MIS-HFETs to 
examine and compare their high-temperature stability. I-V measurements were 
performed at RT intermittently after the stress temperature ramped down. 
Figure 5.23 shows the changes in Imax, gm,max and Vth for the two types 
of MIS-HFETs, normalized with respect to the corresponding values prior to 
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thermal stress, as a function of thermal stress duration at 400 and 500 oC, 
respectively. Both types of MIS-HFETs remain functional after thermal stress 
for a prolonged time, although irreversible degradation in device performance is 
observed, which might be related to the reduced 2DEG conductivity in the 
HFET structure [Feng 2005]. It is worth mentioning that compared to the HfO2 
MIS-HFETs, less degradation in device performance is found for the 
Al2O3/HfO2 MIS-HFETs. For example, after the thermal stress at 400 oC for 
500 min, Imax and gm,max of the HfO2 MIS-HFETs have dropped by 3.8 % and 
6.3 %, respectively, and Vth has shifted positively by nearly 5.1 %, while for the 
Al2O3/HfO2 MIS-HFETs, the degradation in Imax and gm,max are lower at 1.0 % 
and 1.2 % drop, respectively and the change in Vth is also lower at ~1.1 %. 
Similar degradation, albeit to a higher extent, is observed in both HfO2 and 
Al2O3/HfO2 MIS-HFETs after thermal stress at a higher temperature of 500 oC. 
The changes in Imax, gm,max, Vth, for the HfO2 MIS-HFETs, increase to 8.4 %, 
3.3 %, and 15.9 %, respectively after 500 min of thermal stress at 500 oC. Once 
again, the corresponding changes for the Al2O3/HfO2 MIS-HFETs are lower at 
2.6 %, 1.6 %, and 7.9 %, respectively. 
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Fig. 5.23: Variation of Imax, gm,max and Vth as a function of thermal stress 
duration at 400/500 oC for the HfO2 and HfO2/Al2O3 MIS-HFETs. 
  
Figure 5.24 shows the change in the gate leakage current, with respect to 
the value prior to thermal stress, as a function of thermal stress duration at 
different temperatures for the HfO2 and HfO2/Al2O3 MIS-HFETs. The leakage 
current evolution at 600 oC is also tracked and shown for the later device 
lifetime estimation. It is seen that the leakage increases with thermal stress 
duration and temperature for both types of devices. At 600 oC thermal stress, a 
large gate leakage occurs in HfO2 MIS-HFETs, which on the one hand may be 
caused by the crystallization of HfO2, thus providing the pathways for leakage; 
and on the other hand may be related to the in-diffusion of the gate metal into 
the underlying layers, hence degrading the device performance [In the 
experiments, the gate electrode of the MIS-HFET is Ni/Au. Our previous 
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studies have shown that Ni/Au can react with GaN after annealing at 500 oC for 
5 min (Fig. 3.16), and after thermal stress at 500 oC for 5 hour, drastic 
inter-diffusion of Ni, Au with the GaN layer happens (Fig. 3.19). Therefore, we 
believe that Ni/Au electrode is not stable after thermal stress at 600 oC for a 
prolonged term, and its in-diffusion into the underlying layers may occur]. 
Obviously, the HfO2 MIS-HFETs exhibit more severe gate leakage degradation 
than that of the HfO2/Al2O3 MIS-HFETs. For example, after thermal stress at 
500 oC for 500 min, the gate leakage has increased by ~8.6 times, relative to 
that prior to thermal stress, for the HfO2 MIS-HFETs; while it increases only by 
~4.1 times for the HfO2/Al2O3 MIS-HFETs. 
 
 
Fig. 5.24: Variation in the gate leakage current as a function of thermal stress 
duration at 400 oC, 500 oC and 600 oC for HfO2 and HfO2/Al2O3 MIS-HFETs. 
The current was measured at -5 V gate-to-source bias. 
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Like most semiconductor devices, HFETs exhibit the exponential 
lifetime dependence on the thermal stress temperature [Ali 1991]. Hence, 
Arrhenius equation is used to extract the lifetime of the two types of 
MIS-HFETs: tf ~ A exp(Ea /kT), where tf is the time for device to reach a failure 
criterion, Ea is the activation energy, k is the Boltzmann’s constant, T is the 
absolute temperature and A is a constant. As the methodology for reliability 
evaluation is not well established, considering that gate leakage current is an 
important parameter to judge the performance of AlGaN/GaN HFETs (as 
highlighted earlier), we thus use the degradation in gate leakage for device 
lifetime determination. Since it takes a long time for the devices to degrade 
severely, and the purpose here is mainly to quantitatively compare the device 
thermal stability, therefore, a moderate increase (4 times) in device gate leakage, 
at different thermal stress temperatures, is herein regarded as a failure criterion. 
It needs to be pointed out that the lifetime estimated here might not be suitable 
to be considered as the absolute lifetime of the devices due to the moderate 
degradation criterion. 
Table 5.3 summarizes the results of elevated temperature lifetime testing, 
from which the activation energies for HfO2 and HfO2/Al2O3 MIS-HFETs are 
estimated to be 1.00 and 1.08 eV, respectively. The slightly higher activation 
energy of the latter indicates the better thermal stability of the bilayer 
passivated transistors. Since there is no well defined temperature range for high 
temperature electronics and 150 oC is viewed by some experts as the starting 
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point of high temperature operation [McCluskey 1997], therefore, the lifetimes 
of the transistors at 150 oC and RT are estimated and also included in Table 5.3. 
It is seen that the HfO2/Al2O3 bilayer MIS-HFETs have a lifetime that is longer, 
by more than an order of magnitude, than that of the HfO2 single layer 
MIS-HFETs from RT (25 oC) to 150 oC. 
 
Table 5.3 Measured and estimated lifetimes for the HfO2 and HfO2/Al2O3 
MIS-HFETs. 
Lifetime (hrs) 
T (oC) 1000/T (1/K) 
HfO2        HfO2/Al2O3  
600 1.15 0.18 1.1 
500 1.29 1.3 8.2 
400 1.49 5.3 50 
150 (estimated) 2.36 2×105 4×106 
RT (estimated) 3.36 2×1010 1×1012 
 
 
All the preceding results suggest a better thermal stability of the 
HfO2/Al2O3 bilayer MIS-HFETs over the HfO2 single layer passivated devices. 
This can be attributed to both the formation of Hf-Al-O and the amorphous 
nature of the remaining nonreacted Al2O3 in the bilayer dielectric. The 
incorporation of Al into HfO2 helps increase the dielectric crystallization 
temperature by forming Hf-Al-O structure, which remains amorphous under 
high temperature thermal stress. This, together with the remaining nonreacted 
amorphous Al2O3, can serve as the effective barrier layer to suppress the 
diffusion of oxygen or gate metals into the underlying substrate, thus reducing 
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In this chapter, amorphous high-k HfO2 films were prepared by PLD 
technique. The reasonable good quality of the dielectric enabled the superior 
device performance of the HfO2 MIS-HFETs over that of the reference 
SG-HFETs, including a larger maximum drain current, larger gate voltage 
swing, smaller gate leakage current, and smaller degradation rate at elevated 
temperature operation. In addition, the HfO2/Al2O3 bilayer MIS-HFETs were 
fabricated to minimize the thermal stability issue of HfO2 MIS-HFETs. We 
found that besides the enhanced thermal stability, which could be ascribed to 
the formation of Hf-Al-O and the remaining nonreacted Al2O3, the HfO2/Al2O3 
bilayer MIS-HFETs also exhibited better electrical characteristics than those of 
the HfO2 MIS-HFETs, such as a larger driving current, smaller on-resistance, 
larger gate voltage swing, lower off-state drain current, and lower gate leakage. 
Although the HfO2/Al2O3 MIS-HFETs showed a slightly lower 
transconductance and more negative threshold voltage than those of the HfO2 
passivated devices, these tradeoffs could be balanced by the overall 
improvement in device electrical performance and thermal stability. It is 
concluded that the HfO2/Al2O3 bilayer stack should be a promising gate 
dielectric for high performance MIS-HFET fabrication. 
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Chapter 6  
Performance Comparison between Ni/Rh/Au 
SG-HFETs and HfO2/Al2O3 MIS-HFETs 
 
From the experimental results presented earlier for the Ni/Rh/Au 
SG-HFETs and HfO2/Al2O3 MIS-HFETs, we can observe that both types of 
transistors outperform the reference Ni/Au SG-HFETs in DC performance. 
However, owing to the different mechanisms responsible for the improved 
HFET characteristics, these two types of devices may have pros and cons 
against each other. In this chapter, a comparison, in terms of the device DC 
performance and thermal stability, will be performed between the Ni/Rh/Au 
SG-HFETs and HfO2/Al2O3 MIS-HFETs, aiming at gaining a better 
understanding of the two approaches used in enhancing the device properties. 
 
 
6.1 Device Electrical Performance Comparison 
 
Figure 6.1 shows the schematic diagram of the fabricated Ni/Rh/Au 
SG-HFETs and HfO2/Al2O3 MIS-HFETs. Unless otherwise stated, the 
following results and considerations refer to the device with a gate dimension of 
10×100 µm2 and a source/drain spacing of 20 µm. For easy comparison, in 
some cases, the results of the reference Ni/Au SG-HFETs are also included. 
 









Fig. 6.1 Schematic cross-sectional views of the fabricated Ni/Rh/Au SG-HFETs 
(left) and HfO2/Al2O3 MIS-HFETs (right). 
 
 
Figure 6.2 compares the typical output characteristics of the Ni/Rh/Au 
SG-HFETs and HfO2/Al2O3 MIS-HFETs. As seen, the MIS-HFETs exhibit a 
much larger Imax than that of the Rh-based SG-HFETs. This results from the 
fact that the HfO2/Al2O3 MIS-HFETs can be modulated up to a higher gate bias 
of +4 V, and consequently deliver a higher Imax. Although the enhanced 
effective SBH of the Ni/Rh/Au contacts may enable the corresponding 
transistors to operate at a higher gate voltage compared to the Ni/Au SG-HFETs 
(+1 V), our test shows that the maximum gate voltage applied to the Ni/Rh/Au 
SG-HFETs cannot reach +2 V due to the unacceptable high forward gate 
leakage. In addition, owing to the passivation effect of HfO2/Al2O3, the reduced 
surface defect of the MIS-HFETs, which would lead to an increased 2DEG 
conductivity, is another possible contributing factor to the enhanced driving 
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current of the HfO2/Al2O3 bilayer passivated devices. 
 
Fig. 6.2: Typical output characteristics of Ni/Rh/Au SG-HFETs and 
HfO2/Al2O3 MIS-HFETs. The gate voltage is biased from -5 to +1 V for 




Figure 6.3 shows the transconductance comparison of the Ni/Rh/Au 
SG-HFETs, HfO2/Al2O3 MIS-HFETs, and the reference Ni/Au SG-HFETs. The 
measurements were conducted at 6 V drain-to-source voltage. For the Ni/Rh/Au 
HFETs, gm,max and Vth are identified to be ~98 mS/mm and ~-4.9 V, 
respectively, comparable to the values of the reference Ni/Au HFETs (~98 
mS/mm and ~-4.8 V). As discussed earlier, the slight negative shift of Vth is 
possibly caused by the formation of NiO in the interface of SC/substrate, which 
increases the separation between the gate and 2DEG channel layer. As for the 
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HfO2/Al2O3 gate dielectric MIS-HFETs, an obvious reduction in gm,max and 
negative shift in Vth are seen, which are mainly resulted from the increased 
gate-to-channel separation owing to the presence of the HfO2/Al2O3 gate 
dielectric. 
 
Fig. 6.3: Extrinsic transconductance as a function of gate voltage for the Ni/Au, 
Ni/Rh/Au SG-HFETs and HfO2/Al2O3 MIS-HFETs. 
 
 
The gate leakage current comparison is illustrated in Fig. 6.4. For the 
Ni/Au SG-HFETs, measurements yield an Ig (reverse bias region) in the range 
of micro-Ampere. Due to the increased SBH of the Ni/Rh/Au contacts, the 
corresponding value for the Ni/Rh/Au HFETs is around 1 order of magnitude 
lower, relative to that of the Ni/Au devices. As for the HfO2/Al2O3 MIS-HFETs, 
a larger reduction in Ig, by more than two orders of magnitude smaller, is 
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observed. This is because the Schottky barrier is replaced by the MIS structure 
with a larger effective barrier height [Khan 2000], so that only a few carriers 
can tunnel through the gate dielectric into the substrate. Besides, we can notice 
that for the Ni/Rh/Au SG-HFETs, the gate leakage suppression effect is much 
weaker than that of the HfO2/Al2O3 MIS-HFETs under the forward bias, 
implying that a smaller maximum gate voltage can be applied to the former. 
This corresponds well with the results shown in Fig 6.2. 
 




Figures 6.5 (a) and (b) depict the performance (Imax, gm,max and Ig) of the 
three types of HFETs as a function of the operation temperature. In Fig. 6.5 (a), 
the Imax, and gm,max of the devices are normalized with respect to the 
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corresponding RT values. It is seen that the two types of SG-HFETs show 
similar degradation patterns, regardless of the gate metal schemes, suggesting 
that Schottky contact metal has little effect on suppression the device 
degradation at elevated temperatures. However, for the HfO2/Al2O3 
MIS-HFETs, they exhibit a slightly lower degradation rate compared to that of 
the SG-HFETs, implying a lower temperature sensitivity of the former. The 
stronger temperature dependence of the SG-HFETs is possibly due to their 
stronger surface-related depletion effect at high temperatures [Wang2 2006]. Fig. 
6.5 (b) shows the temperature dependent gate leakage current evolution of the 
Ni/Rh/Au SG-HFETs and HfO2/Al2O3 MIS-HFETs. The leakage current of the 
reference Ni/Au gate devices at RT is also included as a baseline. As seen, both 
types of HFETs exhibit increased gate leakage as the operation temperature 
increases. More specifically, the gate leakage increases gradually from about 
3.3×10-2 mA/mm at RT to ~1.1 mA/mm at 200 oC for the Ni/Rh/Au SG-HFETs, 
and from 9.7×10-4 to 1.6×10-2 mA/mm for the HfO2/Al2O3 MIS-HFETs. The 
similar temperature dependent behavior, in Ig under reverse biases, of the two 
types of transistors suggests that the tunneling mechanism is dominant at 
elevated working temperatures [Khan 2003, Wang2 2006]. It is noted that, even 
at 200 oC, the HfO2/Al2O3 MIS-HFETs still display an excellent suppression 
effect on device gate leakage, and the corresponding value remains lower than 
that of the two types of SG-HFETs, suggesting the promise of the HfO2/Al2O3 
MIS-HFETs for operation at elevated temperatures. 




Fig. 6.5: (a) Variation of Imax, and gm,max as a function of the operation 
temperature for the Ni/Au, Ni/Rh/Au SG-HFETs and HfO2/Al2O3 MIS-HFETs. 
(b) Gate leakage current evolution of the Ni/Rh/Au SG-HFETs and HfO2/Al2O3 
MIS-HFETs as a function of temperature and the baseline gate leakage for the 
reference Ni/Au SG-HFETs at RT. 
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6.2 Thermal Stability Comparison 
 
Figures 6.6 (a) and (b) show the changes in device DC performance 
(Imax, gm,max, Vth and Ig) for the Ni/Rh/Au SG-HFETs, and HfO2/Al2O3 
MIS-HFETs, normalized with respect to the corresponding values prior to 
thermal stress, as a function of thermal stress duration at 500 oC. As described 
earlier, both types of HFETs remain functional. However, owing to the reduced 
2DEG conductivity in the HFET structure, irreversible degradation in device 
performance can be observed for both types of HFETs. In addition, we can 
notice that compared to the Ni/Rh/Au SG-HFETs, the HfO2/Al2O3 passivated 
devices present a larger degradation in Imax, gm,max, Vth and Ig after thermal 
stress for an extended duration. This is suspected to be caused by the 
introduction of the passivation layer, which possesses a different thermal 
expansion coefficient with the AlGaN/GaN epi-wafer, thus possibly causing an 
enhanced strain relaxation of the AlGaN barrier layer in the MIS-HFET 
structure, compared to the unpassivated SG-HFET, after thermal stress at high 
temperatures [Chen 2006]. As a result, the dislocations or cracks produced in 
the process of strain relaxation not only affect the device gate leakage, but also 
significantly decrease the 2DEG mobility by giving strong scattering on the 
electrons in the channel [Shen 2000], hence leading to the larger reduction in 
device performance for the HfO2/Al2O3 MIS-HFETs.  
 




Fig. 6.6: Variation of (a) Imax, gm,max and Vth, and (b) Ig, as a function of thermal 









In conclusion, both the Ni/Rh/Au SG-HFETs and HfO2/Al2O3 
MIS-HFETs presented superior device performance over that of the 
conventionally used Ni/Au SG-HFETs. However, owing to the dissimilar 
mechanisms responsible for device performance improvements, the two types 
of HFETs presented better performance in different aspects. With the 
incorporation of the HfO2/Al2O3 bilayer, the transistors exhibited better DC 
performance at both RT and elevated working temperatures, such as a larger 
maximum drain current, a better gate controllability, and a better gate leakage 
suppression effect. However, this dielectric layer increased the separation 
between the gate and the 2DEG channel, thus leading to a smaller peak 
transconductance and a larger negative shift in the threshold voltage compared 
to the Ni/Rh/Au SG-HFETs. As for device thermal stability, the Ni/Rh/Au 
SG-HFETs performed better. The HfO2/Al2O3 MIS-HFETs seemed more 
sensitive to the prolonged term thermal stress at high temperatures, possibly 
caused by the different thermal expansion coefficient of the passivation layer 
from that of the AlGaN/GaN epi-wafer. Our work has suggested that the 
tradeoff between device electrical performance and thermal stability should be 
considered when selecting a suitable approach to enhance the properties of 
AlGaN/GaN HFETs. 
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Chapter 7  




Great progresses have been achieved since the first demonstration of 
GaN-based HFETs. However, some issues still exist and limit the development 
of the device full potential. In order to further improve the transistor 
performance while gaining the maximum advantage from their robust material 
properties, works from two aspects, i.e., realization of high quality Schottky 
gate electrode, and fabrication of excellent dielectric films for the MIS structure, 
were carried out in this project. In addition, the comparison of these two 
approaches in enhancing the device performance was conducted. Our major 
findings are summarized below. 
 
7.1.1 High Quality Schottky Gate Electrode for AlGaN/GaN SG-HFETs  
We first investigated the characteristics of several promising SCs, 
including Rh/Au, Ni/Rh/Au and RuO2, on n-GaN and compared their 
performance to that of the reference Ni/Au contacts. This is the prerequisite 
work for high performance SG-HFET fabrication. The Ni/Rh/Au SCs exhibited 
superior performance, including a higher SBH, lower leakage current and better 
thermal stability, over those of the other three types of SCs. The C-f, XRD and 
SIMS measurements revealed that the enhanced performance of the Ni/Rh/Au 
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contacts could be attributed to the co-existence of Rh and a moderate amount of 
Ni. The thin Ni layer acted to reduce or compensate the metal/GaN interfacial 
defects by chemical reaction. Moreover, the formation of NiO at the interface 
contributed to the reduced leakage current. On the other hand, the Rh served as 
a barrier layer, hindering an excessive reaction between the metal stack and the 
GaN substrate, thus ensuring the contact thermal stability.  
Based on the optimized processing steps for AlGaN/GaN HFETs, 
including mesa isolation, source/drain ohmic contact formation, and Schottky 
contact deposition, functional SG-HFETs with the Ni/Au gate were successfully 
elaborated. The fabricated reference transistors exhibited reasonable DC 
performance at both room and elevated working temperatures. The advanced 
Ni/Rh/Au SCs were applied to the AlGaN/GaN HFETs as the gate electrode. 
The Ni/Rh/Au SG-HFETs presented enhanced device characteristics compared 
to that of the Ni/Au SG-HFETs. They had a lower gate leakage current and a 
lower off-state drain current, indicating the better turn-off characteristics and 
higher breakdown voltage. More importantly, the Ni/Rh/Au transistors 
exhibited improved thermal stability. After a prolonged term thermal stress at 
500 oC, less device degradation, in terms of maximum drain current, peak 
transconductance, and threshold voltage, was observed relative to the reference 
Ni/Au transistors. Our results have shown that Ni/Rh/Au is a promising 
candidate as the gate electrode for high performance AlGaN/GaN HFET 
fabrication. 
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7.1.2 HfO2-based High-k Gate Dielectrics for AlGaN/GaN MIS-HFETs 
One of the big issues of MIS-HFETs is the decreased transconductance 
and large negative threshold voltage shift compared to the SG-HFETs. In order 
to alleviate such predicaments, HfO2-based high-k dielectrics grown by PLD 
technique were used in this work to passivate the GaN-based transistors. 
The amorphous high-k HfO2 films (~20) with small surface roughness 
and good film stoichiometry were grown at 50 oC, 100 mTorr O2 ambient. XPS 
studies revealed a good conduction band offset for the HfO2/GaN 
heterostructure (~1.7 eV). The effective oxide charge density of ~8.9×1011 cm-2 
was estimated based on high-frequency C-V measurements. The good quality of 
the HfO2 films enabled the superior performance of the HfO2 MIS-HFETs over 
that of the reference Ni/Au SG-HFETs, including a larger maximum drain 
current, larger gate voltage swing, smaller gate leakage current, and smaller 
degradation rate at an elevated operation temperature. However, owing to the 
rather low polycrystallization temperature of HfO2, the corresponding 
MIS-HFETs may suffer from a poor thermal stability. To solve this problem, an 
interfacial Al2O3 layer was incorporated into HfO2, forming the HfO2/Al2O3 
bilayer dielectric. Physical and electrical characterizations revealed the 
enhanced interfacial quality of the HfO2/Al2O3 bilayer than that of HfO2 with 
the GaN substrate. As a result, the fabricated HfO2/Al2O3 MIS-HFETs exhibited 
better electrical performance than that of the HfO2 single layer passivated 
transistors. In addition, an improved thermal stability for the bilayer passivated 
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devices was obtained, which could be attributed to both the formation of 
Hf-Al-O structure and the amorphous nature of the remaining nonreacted Al2O3 
in the bilayer dielectric. 
 
7.1.3 Comparison of AlGaN/GaN SG- and MIS- HFETs with Enhanced 
Performance 
A comparative study was conducted between Ni/Rh/Au SG-HFETs and 
HfO2/Al2O3 MIS-HFETs. The latter outperformed the former in terms of 
maximum drain current, gate controllability and gate leakage current. However, 
the introduction of the dielectric layer in MIS devices inevitably enlarged the 
separation from the gate to the 2DEG channel. Therefore, compared to the 
Ni/Rh/Au SG-HFETs, an obvious transconductance degradation and a negative 
shift in threshold voltage could be observed for the HfO2/Al2O3 MIS-HFETs. In 
addition, the device thermal stability of the HfO2/Al2O3 MIS-HFETs was not as 
good as that of the Ni/Rh/Au SG-HFETs, possibly related to the different 




7.2 Suggested Future Work 
 
In this work, although the performance of AlGaN/GaN HFETs has been 
effectively improved via employing a high quality Schottky gate electrode or 
gate dielectric, some issues remain to be investigated to further boost the device 
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characteristics. In the following part, several aspects of future work are 
suggested. 
 
7.2.1 Optimization of HfO2/Al2O3 Bilayer Gate Dielectric 
Our preliminary experiments on the HfO2/Al2O3 bilayer dielectric have 
revealed that with the incorporation of an amorphous interfacial Al2O3 layer 
into HfO2, the HfO2/Al2O3 MIS-HFETs exhibited enhanced performance over 
both HfO2 passivated and unpassivated devices in many aspects. Nevertheless, 
additional work is necessary to further optimize the quality of the bilayer 
dielectric.  
Due to the relatively small effective dielectric constant of the 
HfO2/Al2O3 (in this work, it was estimated to be ~12 by C-V measurements), a 
smaller peak transconductance and a negative shift in the threshold voltage for 
the HfO2/Al2O3 MIS-HFETs were observed, compared to that of the HfO2 
MIS-HFETs. Such predicaments are expected to be mitigated by optimizing the 
thickness ratio of HfO2 and Al2O3 in the bilayer dielectric.    
In addition, the existence of Hf-Al-O and Al2O3 in the bilayer dielectric 
contributes to the enhanced thermal stability of the devices. The formation of 
Hf-Al-O is dependent on the annealing temperature and time; therefore it is 
possible and would be interesting to investigate the effect of the Hf-Al-O 
amount in the bilayer dielectric on the device performance and thermal stability. 
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7.2.2 Device Electric Field Reliability 
Owing to the large bandgap of GaN, which enables a high breakdown 
voltage for the GaN-based devices, AlGaN/GaN HFETs are suited for operation 
at extremely high drain-to-source voltages. Consequently, charge carriers can 
possibly reach very high energies, hence triggering hot carrier degradation 
phenomena, such as charge trapping, defects, and/or deep-level generation. On 
the other hand, the high drain-to-source voltage may lead to increased power 
dissipation and thermal degradation or failure mechanisms related to different 
thermal coefficients [Meneghesso 2006]. Therefore, study on the device electric 
field reliability is of great importance. Recently, an increasing number of papers 
have been published addressing this problem. For example, Meneghesso et al. 
suggested the adoption of surface passivation or prepassivation surface 
treatment, etc to ensure the stable high-voltage operation [Meneghesso 2006]. 
Kikkawa et al. applied a NiO barrier between the Ni gate electrode and SiN 
passivation layer to protect the device from high electric field degradation 
[Kikkawa 2009]. However, the study in this area is still at an early stage, the 
research on the electric field reliability of our SG-HFETs and MIS-HFETs 
would provide more knowledge on this issue and should be of interest to 
pursue.   
 
7.2.3 Device Frequency and Power Performance 
Nowadays AlGaN/GaN HFETs are of great interest for their 
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high-frequency and high-power performance capabilities, thus, it is worthwhile 
to characterize the frequency and power performance of our fabricated 
SG-HFETs and MIS-HFETs. As a prerequisite, a specific set of masks aiming 
at high-frequency probing and high-power device fabrication are required. In 
addition, for the high-power device fabrication, more processing steps, such as 
air-bridge and source inter-connector, would be involved, besides the standard 
procedures used in the DC device elaboration. An introduction on the 
measurements of device frequency and power characteristics can be found in 
Appendix B.  
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Appendix A 
Linear Transmission Line Method 
[Berger 1972, Schroder 1998] 
 
The linear transmission line method (LTLM) is used to determine the 
specific contact resistance (ρc) of an ohmic contact to the sample. Figs. A.1 (a) 
and (b) illustrate the schematic diagrams of the top and cross-section view of 
two adjacent ohmic contact pads in the LTLM structure and the equivalent 
resistors network.  
 
 
Fig. A.1: Schematic diagram of two adjacent contact pads in LTLM structure 
and the equivalent resistors network: (a) top view, and (b) cross-section view. 
 
 
When current flows through two adjacent ohmic contacts on a 
semiconductor substrate, the total resistance Rtot between the neighboring 
contact pads can be mainly divided into two components: (i) the contact 
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resistance Rc, and (ii) the semiconductor resistance Rs, as given by: 
shcsctot RZ
LRRRR ×+=+= 22                 (A-1) 
where L is the spacing between two contact pads, as shown in Fig. A.1 (a), Z is 
the width of pad, and Rsh is the sheet resistance of the semiconductor mesa.  
It needs to mention the gap (δ) between the contact pad and the 
semiconductor mesa, as shown in Fig. A.1 (a). If the δ value becomes 
comparable to that of the contact pad width Z, it will give rise to lateral current 
flow and current crowding. In our experiment, δ of ~5 µm is negligible 
compared with the 85 µm width of the contact pad. 
To fabricate the LTLM test structure, mesa isolation is first conducted to 
confine the current flow. After that, a series of ohmic contacts are formed, as 
illustrated in Fig. A.2. The sequence of contact spacing is varied accordingly. 
 
 
Fig. A.2: Schematic diagram of LTLM pattern for measurement. 
 
5um 10um 15um
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After the measurements of total resistance Rtot between different 
successive contacts pads with varied spacing, Rtot is plotted as a function of 
contact pad gap spacing L, as illustrated in Fig. A.3. 
 
 
Fig. A.3: Typical plot of Rtot versus L from LTLM measurement. 
 
 
Three parameters, including Rc, Rsh, and ρc, can be extracted from such a 
plot. The intercept at L = 0 gives the value of 2Rc. The slope of the line gives 
the value of Rsh/Z. Deduced from well-known transmission line equation, the 
specific contact resistance ρc can be determined from the numerical relationship 




ZR 22 ×=ρ                        (A-2) 
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Appendix B 
Frequency and Power Measurements 
 
1. fT and fmax Extraction [Schwierz 2002] 
 
The cut-off frequency fT and maximum oscillation frequency fmax are 
two very useful figures of merit that can indicate the maximum achievable 
frequency performance of the circuit using the specific devices. fT is the 
frequency at which the magnitude of the short-circuit current gain |h21| is unity. 
This current gain h21 is defined as the ratio of the small-signal output current to 
input current of the transistor with the output short-circuited. fmax is the 
frequency at which the unilateral power gain U equals unity. It is the maximum 
frequency at which the transistor still provides a power gain. 
In practical system characterization, the S or scattering parameters, are 
commonly used. S parameters are defined as ratios of the power of traveling 
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where the subscripts 1 and 2 designate the input and the output of the two-port 
network, respectively, whereas a and b are the powers of incoming (incident) 
and outgoing (reflected) waves. Measured S parameters can be converted to h21 
parameters using the formula below: 








−=                     (B-2) 
 
After plotting the curve of |h21| versus frequency, the unity-current-gain 
frequency fT can be obtained from the interception on the horizontal axis. 
For fmax calculation, in addition to the S parameters, Y or admittance 
parameters are also involved. The relationship between Y parameters and the 
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where i1, i2, v1 and v2 designate the input and output currents and voltages, 
respectively. 
U can be calculated based on the Y parameters and the Y parameters can 
be converted from the measured S parameters, using the following equations: 
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After a series of conversions based on the measured S parameters, the 
calculated magnitude of the unilateral power gain U can be plotted as a function 
of frequency, thus fmax is determined by extrapolating the measured U at a gain 
of 0 dB. 
 
 
2. Power Performance Determination  
 
For output capability in high-power applications, Fig. B.1 illustrates the 
simple and effective optimum load line theory–Cripps method [Cripps1999] to 










Fig. B.1: Obtaining power from device based on output load line. 
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Assume that the I-V curves of a device is bounded by its maximum 
drain current Id,max, knee voltage Vknee and drain breakdown voltage Vbr. When 
the device is biased in class A quiescent mode [Vd = (Vbr – Vknee)/2, Id = Id,max/2], 
the device could achieve the maximum current and voltage swing at the same 





max,max, kneebrdRF VVIP −×=                  (B-9) 
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